{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T04:16:59Z","timestamp":1777954619366,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,7,16]]},"DOI":"10.1145\/3694906.3743342","type":"proceedings-article","created":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T16:19:56Z","timestamp":1752682796000},"page":"101-115","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Dataflow-Specific Algorithms for Resource-Constrained Scheduling and Memory Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2742-2679","authenticated-orcid":false,"given":"Abhishek","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"Yale University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1230-2754","authenticated-orcid":false,"given":"Quanquan C.","family":"Liu","sequence":"additional","affiliation":[{"name":"Yale University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8211-6602","authenticated-orcid":false,"given":"Rajit","family":"Manohar","sequence":"additional","affiliation":[{"name":"Yale University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0109-7417","authenticated-orcid":false,"given":"Raghavendra Pradyumna","family":"Pothukuchi","sequence":"additional","affiliation":[{"name":"Yale University"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9155-4853","authenticated-orcid":false,"given":"Muhammed","family":"Ugur","sequence":"additional","affiliation":[{"name":"Yale University"}]}],"member":"320","published-online":{"date-parts":[[2025,7,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/s0140-6736(17)30601-3"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/async.2019.00009"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1137\/0218053"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-22318-1_3"},{"key":"e_1_3_2_1_5_1","volume-title":"The Impact of Reversibility on Parallel Pebbling. Cryptology ePrint Archive","author":"Blocki Jeremiah","year":"2024","unstructured":"Jeremiah Blocki, Blake Holman, and Seunghoon Lee. 2024. The Impact of Reversibility on Parallel Pebbling. Cryptology ePrint Archive (2024)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243773"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626183.3660269"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCC.2013.22"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.2015.36"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Xiaoming Chen Yinhe Han and Yu Wang. 2020. Communication lower bound in convolution accelerators. In HPCA.","DOI":"10.1109\/HPCA47549.2020.00050"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/800119.803882"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31585-5_25"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62127-2_27"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210387"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-024-53261-3"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-03807-6_2"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/800061.808763"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-38712-1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1017\/jsl.2015.28"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/isca59077.2024.00021"},{"key":"e_1_3_2_1_21_1","volume-title":"A fast heuristic to optimize time-space tradeoff for large models. Advances in Neural Information Processing Systems 36","author":"Imanishi Akifumi","year":"2024","unstructured":"Akifumi Imanishi, Zijian Xu, Masayuki Takagi, Sixue Wang, and Emilio Castillo. 2024. A fast heuristic to optimize time-space tradeoff for large models. Advances in Neural Information Processing Systems 36 (2024)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802486"},{"key":"e_1_3_2_1_23_1","volume-title":"Wang","author":"Jin Ce","year":"2023","unstructured":"Ce Jin, Manish Purohit, Zoya Svitkina, Erik Vee, and Joshua R. Wang. 2023. New Tools for Peak Memory Scheduling. arXiv:2312.13526 [cs.DS]"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00041"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/tnsre.2007.908429"},{"key":"e_1_3_2_1_26_1","volume-title":"Efficient rematerialization for deep networks. Advances in Neural Information Processing Systems 32","author":"Kumar Ravi","year":"2019","unstructured":"Ravi Kumar, Manish Purohit, Zoya Svitkina, Erik Vee, and Joshua Wang. 2019. Efficient rematerialization for deep networks. Advances in Neural Information Processing Systems 32 (2019)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3409964.3461796"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476167"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356181"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1152\/physrev.00027.2016"},{"key":"e_1_3_2_1_31_1","unstructured":"Quanquan Catherine Liu. 2017. Red-blue and standard pebble games: Complexity and applications in the sequential and parallel models."},{"key":"e_1_3_2_1_32_1","volume-title":"Pebble games, proof complexity, and time-space tradeoffs. Logical Methods in Computer Science 9","author":"Nordstrom Jakob","year":"2013","unstructured":"Jakob Nordstrom. 2013. Pebble games, proof complexity, and time-space tradeoffs. Logical Methods in Computer Science 9 (2013)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1101\/2023.08.03.23293450"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454103"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385989"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3350755.3400278"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344551.1344563"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-38100-3_10"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/800125.804049"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(82)90015-9"},{"key":"e_1_3_2_1_41_1","volume-title":"SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing. In 2023 ACM\/IEEE 50th Annual International Symposium on Computer Architecture (ISCA). IEEE.","author":"Sriram Karthik","year":"2023","unstructured":"Karthik Sriram, Raghavendra Pradyumna Pothukuchi, Michal Gerasimiuk, Muhammed Ugur, Oliver Ye, Rajit Manohar, Anurag Khandelwal, and Abhishek Bhattacharjee. 2023. SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing. In 2023 ACM\/IEEE 50th Annual International Symposium on Computer Architecture (ISCA). IEEE."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476204"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.2409.17541"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/384192.384193"},{"key":"e_1_3_2_1_45_1","volume-title":"Some graph games related to the efficient calculation of expressions","author":"Walker SA","unstructured":"SA Walker. 1971. Some graph games related to the efficient calculation of expressions. IBM Thomas J. Watson Research Center."},{"key":"e_1_3_2_1_46_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste Neil","unstructured":"Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA.","edition":"4"}],"event":{"name":"SPAA '25: 37th ACM Symposium on Parallelism in Algorithms and Architectures","location":"Portland OR USA","acronym":"SPAA '25","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"]},"container-title":["Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3694906.3743342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T19:20:54Z","timestamp":1777922454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3694906.3743342"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,16]]},"references-count":46,"alternative-id":["10.1145\/3694906.3743342","10.1145\/3694906"],"URL":"https:\/\/doi.org\/10.1145\/3694906.3743342","relation":{},"subject":[],"published":{"date-parts":[[2025,7,16]]},"assertion":[{"value":"2025-07-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}