{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:31Z","timestamp":1772725591868,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3730998","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:43:11Z","timestamp":1750437791000},"page":"559-571","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling Ahead Prediction with Practical Energy Constraints"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-9646-395X","authenticated-orcid":false,"given":"Lingzhe(Chester)","family":"Cai","sequence":"first","affiliation":[{"name":"UT Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6393-6139","authenticated-orcid":false,"given":"Aniket","family":"Deshmukh","sequence":"additional","affiliation":[{"name":"UT Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8704-8249","authenticated-orcid":false,"given":"Yale","family":"Patt","sequence":"additional","affiliation":[{"name":"UT Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"[n. d.]. Championship Branch Prediction. https:\/\/jilp.org\/cbp2016\/."},{"key":"e_1_3_3_2_3_2","unstructured":"[n. d.]. Loongson 3A6000: A Star among Chinese CPUs. https:\/\/chipsandcheese.com\/2024\/03\/13\/loongson-3a6000-a-star-among-chinese-cpus\/."},{"key":"e_1_3_3_2_4_2","unstructured":"[n. d.]. Scarab. https:\/\/github.com\/hpsresearchgroup\/scarab."},{"key":"e_1_3_3_2_5_2","unstructured":"2017. The Standard Performance Evaluation Corporation (SPEC). https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871603"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871603"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114179"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00043"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00091"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00028"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480115"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694762"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"e_1_3_3_2_15_2","unstructured":"Yasuo Ishii. 2007. Fused Two-Level Branch Prediction with Ahead Calculation. Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second Championship Branch Prediction Competition (CBP-2) 9 (2007) 1\u201319."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253199"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.40"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898059"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183523"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","unstructured":"Daniel\u00a0A. Jim\u00e9nez. 2005. Improved latency and accuracy for neural branch prediction. ACM Trans. Comput. Syst. 23 2 (may 2005) 197\u2013218. 10.1145\/1062247.1062250","DOI":"10.1145\/1062247.1062250"},{"key":"e_1_3_3_2_22_2","unstructured":"Daniel\u00a0A. Jim\u00b4enez. 2016. Multiperspective Perceptron Predictor with TAGE. https:\/\/api.semanticscholar.org\/CorpusID:221213615"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480124"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00017"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","unstructured":"Rakesh Kumar Boris Grot and Vijay Nagarajan. 2018. Blasting through the Front-End Bottleneck with Shotgun. SIGPLAN Not. 53 2 (mar 2018) 30\u201342. 10.1145\/3296957.3173178","DOI":"10.1145\/3296957.3173178"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620790"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Scott Mcfarling. 1998. Combining Branch Predictors. (10 1998).","DOI":"10.2307\/27516550"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807388"},{"key":"e_1_3_3_2_30_2","volume-title":"Alternative Schemes for High-Bandwidth Instruction Fetching","author":"Michaud Pierre","year":"1998","unstructured":"Pierre Michaud, Andr\u00e9 Seznec, St\u00e9phan Jourdan, and Pascal Sainrat. 1998. Alternative Schemes for High-Bandwidth Instruction Fetching. Research Report RR-3392. INRIA. https:\/\/inria.hal.science\/inria-00073297"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00040"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995713"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","unstructured":"Andrea Pellegrini Nigel Stephens Magnus Bruce Yasuo Ishii Joseph Pusdesris Abhishek Raja Chris Abernathy Jinson Koppanalil Tushar Ringe Ashok Tummala Jamshed Jalal Mark Werkheiser and Anitha Kona. 2020. The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC. IEEE Micro 40 2 (2020) 53\u201362. 10.1109\/MM.2020.2972222","DOI":"10.1109\/MM.2020.2972222"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623774"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809439"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00042"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"e_1_3_3_2_39_2","unstructured":"Andr\u00e9 Seznec. 2007. A 256 kbits l-tage branch predictor. Journal of Instruction-Level Parallelism (JILP) Special Issue: The Second Championship Branch Prediction Competition (CBP-2) 9 (2007) 1\u20136."},{"key":"e_1_3_3_2_40_2","volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)","author":"Seznec Andr\u00e9","year":"2016","unstructured":"Andr\u00e9 Seznec. 2016. TAGE-SC-L Branch Predictors Again. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Seoul, South Korea. https:\/\/inria.hal.science\/hal-01354253"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859646"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"e_1_3_3_2_43_2","unstructured":"Andr\u00e9 Seznec and Pierre Michaud. 2006. A case for (partially) tagged geometric history length branch prediction. The Journal of Instruction-Level Parallelism 8 (Feb. 2006) 23. https:\/\/inria.hal.science\/hal-03408381"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","unstructured":"Timothy Sherwood Erez Perelman Greg Hamerly and Brad Calder. 2002. Automatically Characterizing Large Scale Program Behavior(ASPLOS X). 45\u201357. 10.1145\/605397.605403","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480046"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00022"}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3730998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T10:58:02Z","timestamp":1750503482000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3730998"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":46,"alternative-id":["10.1145\/3695053.3730998","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3730998","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}