{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:57:10Z","timestamp":1781621830890,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731004","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:43:11Z","timestamp":1750437791000},"page":"1464-1479","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Assassyn: A Unified Abstraction for Architectural Simulation and Implementation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7933-9941","authenticated-orcid":false,"given":"Jian","family":"Weng","sequence":"first","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2024-366X","authenticated-orcid":false,"given":"Boyang","family":"Han","sequence":"additional","affiliation":[{"name":"Hong Kong University, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3273-1753","authenticated-orcid":false,"given":"Derui","family":"Gao","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8849-1643","authenticated-orcid":false,"given":"Ruijie","family":"Gao","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Anbor, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6940-8209","authenticated-orcid":false,"given":"Wanning","family":"Zhang","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4806-0586","authenticated-orcid":false,"given":"An","family":"Zhong","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2668-6456","authenticated-orcid":false,"given":"Ceyu","family":"Xu","sequence":"additional","affiliation":[{"name":"HKUST, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8117-9422","authenticated-orcid":false,"given":"Jihao","family":"Xin","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4364-1240","authenticated-orcid":false,"given":"Yangzhixin","family":"Luo","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3574-3440","authenticated-orcid":false,"given":"Lisa Wu","family":"Wills","sequence":"additional","affiliation":[{"name":"Duke University, Durham, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5051-4283","authenticated-orcid":false,"given":"Marco","family":"Canini","sequence":"additional","affiliation":[{"name":"KAUST, Thuwal, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"[n. d.]. BlueSpec Verilog. https:\/\/bluespec.com\/"},{"key":"e_1_3_3_2_3_2","unstructured":"[n. d.]. cloc counts blank lines comment lines and physical lines of source code in many programming languages.https:\/\/github.com\/AlDanial\/cloc"},{"key":"e_1_3_3_2_4_2","unstructured":"[n. d.]. Educational Microarchitectures for RISC-V ISA. https:\/\/github.com\/ucb-bar\/riscv-sodor"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","unstructured":"2024. IEEE Standard for SystemVerilog\u2013Unified Hardware Design Specification and Verification Language. IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017) (2024) 1\u20131354. 10.1109\/IEEESTD.2024.10458102","DOI":"10.1109\/IEEESTD.2024.10458102"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00090"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00034"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/3314872.3314896"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00047"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00017"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832227"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00013"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K. Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R. Hower Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib Nilay Vaish Mark\u00a0D. Hill and David\u00a0A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News (2011).","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","unstructured":"B. Black and J.P. Shen. 1998. Calibration of microprocessor performance models. Computer 31 5 (1998) 59\u201365. 10.1109\/2.675637","DOI":"10.1109\/2.675637"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00011"},{"key":"e_1_3_3_2_18_2","unstructured":"Odysseas Chatzopoulos George-Marios Fragkoulis George Papadimitriou and Dimitris Gizopoulos. 2021. Towards Accurate Performance Modeling of RISC-V Designs. arxiv:https:\/\/arXiv.org\/abs\/2106.09991\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2106.09991"},{"key":"e_1_3_3_2_19_2","volume-title":"13th OSDI","author":"Chen Tianqi","year":"2018","unstructured":"Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et\u00a0al. 2018. TVM: An automated end-to-end optimizing compiler for deep learning. In 13th OSDI."},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00015"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00056"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","unstructured":"Lawrence\u00a0T. Clark Vinay Vashishtha Lucian Shifren Aditya Gujja Saurabh Sinha Brian Cline Chandarasekaran Ramamurthy and Greg Yeric. 2016. ASAP7: A 7-nm finFET predictive process design kit. Microelectronics Journal 53 (2016) 105\u2013115. 10.1016\/j.mejo.2016.04.006","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00016"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00091"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00088"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00065"},{"key":"e_1_3_3_2_28_2","volume-title":"High\u2014Level Synthesis: Introduction to Chip and System Design","author":"Gajski Daniel\u00a0D","year":"2012","unstructured":"Daniel\u00a0D Gajski, Nikil\u00a0D Dutt, Allen\u00a0CH Wu, and Steve\u00a0YL Lin. 2012. High\u2014Level Synthesis: Introduction to Chip and System Design. Springer Science & Business Media."},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00054"},{"key":"e_1_3_3_2_31_2","unstructured":"Nathan Gober Gino Chacon Lei Wang Paul\u00a0V. Gratz Daniel\u00a0A. Jim\u00e9nez Elvira Teran Seth Pugsley and Jinchun Kim. 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arxiv:https:\/\/arXiv.org\/abs\/2210.14324\u00a0[cs.AR]"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00049"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00087"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00084"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00045"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00059"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"crossref","unstructured":"Fredrik Kjolstad Shoaib Kamil Stephen Chou David Lugato and Saman Amarasinghe. 2017. The tensor algebra compiler. Proceedings of the ACM on Programming Languages 1 OOPSLA (2017) 77.","DOI":"10.1145\/3133901"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00062"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00070"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"crossref","unstructured":"Kalhan Koul Jackson Melchert Kavya Sreedhar Leonard Truong Gedeon Nyengele Keyi Zhang Qiaoyi Liu Jeff Setter Po-Han Chen Yuchen Mei Maxwell Strange Ross Daly Caleb Donovick Alex Carsello Taeyoung Kong Kathleen Feng Dillon Huff Ankita Nayak Rajsekhar Setaluri James Thomas Nikhil Bhagdikar David Durst Zachary Myers Nestan Tsiskaridze Stephen Richardson Rick Bahr Kayvon Fatahalian Pat Hanrahan Clark Barrett Mark Horowitz Christopher Torng Fredrik Kjolstad and Priyanka Raina. 2022. AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers. ACM Trans. Embed. Comput. Syst. (apr 2022).","DOI":"10.1145\/3534933"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00052"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00018"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00012"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3472456.3472461"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00020"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","unstructured":"Rachit Nigam Pedro\u00a0Henrique Azevedo\u00a0de Amorim and Adrian Sampson. 2023. Modular Hardware Design with Timeline Types. Proc. ACM Program. Lang. 7 PLDI Article 120 (June 2023) 25\u00a0pages. 10.1145\/3591234","DOI":"10.1145\/3591234"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"crossref","unstructured":"Tony Nowatzki Jaikrishnan Menon Chen-Han Ho and Karthikeyan Sankaralingam. 2015. Architectural Simulators Considered Harmful. Micro IEEE (Nov 2015) 4\u201312.","DOI":"10.1109\/MM.2015.74"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00089"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00085"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00050"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"e_1_3_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_3_2_58_2","doi-asserted-by":"publisher","unstructured":"Jonathan Ragan-Kelley Connelly Barnes Andrew Adams Sylvain Paris Fr\u00e9do Durand and Saman Amarasinghe. 2013. Halide: a language and compiler for optimizing parallelism locality and recomputation in image processing pipelines. SIGPLAN Not. 48 6 (June 2013) 519\u2013530. 10.1145\/2499370.2462176","DOI":"10.1145\/2499370.2462176"},{"key":"e_1_3_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_3_2_60_2","unstructured":"Berkeley\u00a0Architecture Research. 2024. Chipyard Framework. https:\/\/github.com\/ucb-bar\/chipyard."},{"key":"e_1_3_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00086"},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00073"},{"key":"e_1_3_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00075"},{"key":"e_1_3_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00092"},{"key":"e_1_3_3_2_66_2","doi-asserted-by":"crossref","unstructured":"Atefeh Sohrabizadeh Cody\u00a0Hao Yu Min Gao and Jason Cong. 2022. AutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators. ACM Trans. Des. Autom. Electron. Syst. 27 4 Article 32 (feb 2022) 27\u00a0pages.","DOI":"10.1145\/3494534"},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00052"},{"key":"e_1_3_3_2_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454075"},{"key":"e_1_3_3_2_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00058"},{"key":"e_1_3_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00035"},{"key":"e_1_3_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370330"},{"key":"e_1_3_3_2_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_3_2_74_2","volume-title":"HPCA","author":"Weng Jian","year":"2019","unstructured":"Jian Weng, Sihao Liu, Zhengrong Wang, Vidushi Dadu, and Tony Nowatzki. 2019. A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms. In HPCA."},{"key":"e_1_3_3_2_75_2","unstructured":"Clifford Wolf Johann Glaser and Johannes Kepler. 2013. Yosys-A Free Verilog Synthesis Suite. https:\/\/api.semanticscholar.org\/CorpusID:202611483"},{"key":"e_1_3_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00072"},{"key":"e_1_3_3_2_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00037"},{"key":"e_1_3_3_2_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523455"},{"key":"e_1_3_3_2_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464153"},{"key":"e_1_3_3_2_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00074"},{"key":"e_1_3_3_2_81_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00046"},{"key":"e_1_3_3_2_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00053"},{"key":"e_1_3_3_2_83_2","first-page":"863","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Zheng Lianmin","year":"2020","unstructured":"Lianmin Zheng, Chengfan Jia, Minmin Sun, Zhao Wu, Cody\u00a0Hao Yu, Ameer Haj-Ali, Yida Wang, Jun Yang, Danyang Zhuo, Koushik Sen, Joseph\u00a0E. Gonzalez, and Ion Stoica. 2020. Ansor: Generating High-Performance Tensor Programs for Deep Learning. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 863\u2013879. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/zheng"}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:05:50Z","timestamp":1750503950000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731004"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":82,"alternative-id":["10.1145\/3695053.3731004","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731004","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}