{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T21:31:36Z","timestamp":1782855096534,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":249,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731030","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:43:11Z","timestamp":1750437791000},"page":"757-775","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3310-4423","authenticated-orcid":false,"given":"Ismail Emir","family":"Yuksel","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6803-9994","authenticated-orcid":false,"given":"Akash","family":"Sood","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5333-5726","authenticated-orcid":false,"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6166-0781","authenticated-orcid":false,"given":"O\u011fuzhan","family":"Canpolat","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0849-8724","authenticated-orcid":false,"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2718-0297","authenticated-orcid":false,"given":"Nisa","family":"Bostanci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-0175","authenticated-orcid":false,"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9333-6077","authenticated-orcid":false,"given":"Giray","family":"Yaglikci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Saugata Ghose Juan G\u00f3mez-Luna and Rachata Ausavarungnirun. Processing Data Where It Makes Sense: Enabling In-Memory Computation. In Microprocessors and Microsystems 2019.","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Saugata Ghose Juan G\u00f3mez-Luna and Rachata Ausavarungnirun. A Modern Primer on Processing in Memory. In Emerging Computing: From Devices to Systems \u2014 Looking Beyond Moore and Von Neumann. Springer 2021. URL https:\/\/arxiv.org\/abs\/2012.03112.","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. Memory Scaling: A Systems Architecture Perspective. In IMW 2013.","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_3_2_5_2","unstructured":"Onur Mutlu and Lavanya Subramanian. Research Problems and Opportunities in Memory Systems. SUPERFRI 2014."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Jeffrey Dean and Luiz\u00a0Andr\u00e9 Barroso. The Tail at Scale. CACM 2013.","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Svilen Kanev Juan\u00a0Pablo Darago Kim Hazelwood Parthasarathy Ranganathan Tipp Moseley Gu-Yeon Wei and David Brooks. Profiling a Warehouse-Scale Computer. In ISCA 2015.","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Michael Ferdman Almutaz Adileh Onur Kocberber Stavros Volos Mohammad Alisafaee Djordje Jevdjic Cansu Kaynak Adrian\u00a0Daniel Popescu Anastasia Ailamaki and Babak Falsafi. Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware. In ASPLOS 2012.","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Lei Wang Jianfeng Zhan Chunjie Luo Yuqing Zhu Qiang Yang Yongqiang He Wanling Gao Zhen Jia Yingjie Shi Shujie Zhang et\u00a0al. Bigdatabench: A Big Data Benchmark Suite from Internet Services. In HPCA 2014.","DOI":"10.1109\/HPCA.2014.6835958"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Saugata Ghose Juan G\u00f3mez-Luna and Rachata Ausavarungnirun. Enabling Practical Processing in and Near Memory For Data-Intensive Computing. In DAC 2019.","DOI":"10.1145\/3316781.3323476"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. Intelligent Architectures for Intelligent Machines. In VLSI-DAT 2020.","DOI":"10.1109\/VLSI-DAT49148.2020.9196490"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Saugata Ghose Amirali Boroumand Jeremie\u00a0S Kim Juan G\u00f3mez-Luna and Onur Mutlu. Processing-in-Memory: A Workload-Driven Perspective. IBM JRD 2019.","DOI":"10.1147\/JRD.2019.2934048"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F Oliveira Juan G\u00f3mez-Luna Lois Orosa Saugata Ghose Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati and Onur Mutlu. DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks. IEEE Access 2021.","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Amirali Boroumand Saugata Ghose Youngsok Kim Rachata Ausavarungnirun Eric Shiu Rahul Thakur Daehyun Kim Aki Kuusela Allan Knies Parthasarathy Ranganathan and Onur Mutlu. Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In ASPLOS 2018.","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Amirali Boroumand Saugata Ghose Berkin Akin Ravi Narayanaswami Geraldo\u00a0F Oliveira Xiaoyu Ma Eric Shiu and Onur Mutlu. Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks. In PACT 2021.","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"crossref","unstructured":"Shibo Wang and Engin Ipek. Reducing Data Movement Energy via Online Data Clustering and Encoding. In MICRO 2016.","DOI":"10.1109\/MICRO.2016.7783735"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Dhinakaran Pandiyan and Carole-Jean Wu. Quantifying the Energy Cost of Data Movement for Emerging Smart Phone Workloads on Mobile Platforms. In IISWC 2014.","DOI":"10.1109\/IISWC.2014.6983056"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Skanda Koppula Lois Orosa A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Roknoddin Azizi Taha Shahroodi Konstantinos Kanellopoulos and Onur Mutlu. EDEN: Enabling Energy-Efficient High-Performance Deep Neural Network Inference Using Approximate DRAM. In MICRO 2019.","DOI":"10.1145\/3352460.3358280"},{"key":"e_1_3_3_2_19_2","unstructured":"Uksong Kang Hak-Soo Yu Churoo Park Hongzhong Zheng John Halbert Kuljit Bains S\u00a0Jang and Joo\u00a0Sun Choi. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum 2014."},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Sally\u00a0A McKee et\u00a0al. Reflections on the Memory Wall. CF 2004.","DOI":"10.1145\/977091.977115"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Maurice\u00a0V Wilkes. The Memory Gap and the Future of High Performance Memories. CAN 2001.","DOI":"10.1145\/373574.373576"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu Onur Mutlu Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. Hitting the Memory Wall: Implications of the Obvious. CAN 1995.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Ghose T.\u00a0Li N.\u00a0Hajinazar D.\u00a0Senol Cali and O.\u00a0Mutlu. Demystifying Complex Workload\u2013DRAM Interactions: An Experimental Study. In SIGMETRICS 2020.","DOI":"10.1145\/3309697.3331482"},{"key":"e_1_3_3_2_25_2","unstructured":"Junwhan Ahn Sungpack Hong Sungjoo Yoo Onur Mutlu and Kiyoung Choi. A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing. In ISCA 2015."},{"key":"e_1_3_3_2_26_2","unstructured":"Junwhan Ahn Sungjoo Yoo Onur Mutlu and Kiyoung Choi. PIM-Enabled Instructions: A Low-Overhead Locality-Aware Processing-in-Memory Architecture. In ISCA 2015."},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Kevin Hsieh Eiman Ebrahimi Gwangsun Kim Niladrish Chatterjee Mike O\u2019Connor Nandita Vijaykumar Onur Mutlu and Stephen\u00a0W Keckler. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems. In ISCA 2016.","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Yaohua Wang Lois Orosa Xiangjun Peng Yang Guo Saugata Ghose Minesh Patel Jeremie\u00a0S Kim Juan\u00a0G\u00f3mez Luna Mohammad Sadrosadati Nika\u00a0Mansouri Ghiasi et\u00a0al. FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In MICRO 2020.","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"e_1_3_3_2_29_2","unstructured":"Richard Sites. It\u2019s the Memory Stupid! MPR 1996."},{"key":"e_1_3_3_2_30_2","unstructured":"Vivek Seshadri Donghyuk Lee Thomas Mullins Hasan Hassan Amirali Boroumand Jeremie Kim Michael\u00a0A Kozuch Onur Mutlu Phillip\u00a0B Gibbons and Todd\u00a0C Mowry. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO 2017."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri Kevin Hsieh Amirali Boroumand Donghyuk Lee Michael\u00a0A. Kozuch\u2020 Onur Mutlu Phillip\u00a0B. Gibbons and Todd\u00a0C. Mowry. Fast Bulk Bitwise AND and OR in DRAM. In CAL 2015.","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_3_2_32_2","unstructured":"Vivek Seshadri and Onur Mutlu. In-DRAM Bulk Bitwise Execution Engine. arXiv:https:\/\/arXiv.org\/abs\/1905.09822 2019."},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"crossref","unstructured":"Nastaran Hajinazar Geraldo\u00a0F Oliveira Sven Gregorio Jo\u00e3o\u00a0Dinis Ferreira Nika\u00a0Mansouri Ghiasi Minesh Patel Mohammed Alser Saugata Ghose Juan G\u00f3mez-Luna and Onur Mutlu. SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM. In ASPLOS 2021.","DOI":"10.1145\/3445814.3446749"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun Geraldo\u00a0F Oliveira and Ismail\u00a0E Yuksel. Memory-Centric Computing: Recent Advances in Processing-in-DRAM. In IEDM 2024.","DOI":"10.1109\/IEDM50854.2024.10873410"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun and Ismail\u00a0Emir Yuksel. Memory-Centric Computing: Solving Computing\u2019s Memory Problem. In IMW 2025.","DOI":"10.1109\/IMW61990.2025.11026935"},{"key":"e_1_3_3_2_36_2","unstructured":"Chee-Yong Chan and Yannis\u00a0E Ioannidis. Bitmap Index Design and Evaluation. In SIGMOD 1998."},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"crossref","unstructured":"Elizabeth O\u2019Neil Patrick O\u2019Neil and Kesheng Wu. Bitmap Index Design Choices and Their Performance Implications. In IDEAS 2007.","DOI":"10.1109\/IDEAS.2007.4318091"},{"key":"e_1_3_3_2_38_2","unstructured":"Yinan Li and Jignesh\u00a0M Patel. WideTable: An Accelerator for Analytical Data Processing. VLDB 2014."},{"key":"e_1_3_3_2_39_2","unstructured":"Yinan Li and Jignesh\u00a0M Patel. BitWeaving: Fast Scans for Main Memory Data Processing. In SIGMOD 2013."},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"crossref","unstructured":"Bob Goodwin Michael Hopcroft Dan Luu Alex Clemmer Mihaela Curmei Sameh Elnikety and Yuxiong He. BitFunnel: Revisiting Signatures for Search. In SIGIR 2017.","DOI":"10.1145\/3077136.3080789"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri Yoongu Kim Chris Fallin Donghyuk Lee Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo Onur Mutlu Phillip\u00a0B Gibbons Michael\u00a0A Kozuch and Todd Mowry. RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization. In MICRO 2013.","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_3_2_42_2","unstructured":"Kesheng Wu. FastBit: An Efficient Indexing Technology for Accelerating Data-Intensive Science. In Journal of Physics: Conference Series 2005."},{"key":"e_1_3_3_2_43_2","unstructured":"Ming-Chuan Wu and Alejandro\u00a0P Buchmann. Encoded Bitmap Indexing for Data Warehouses. In ICDE 1998."},{"key":"e_1_3_3_2_44_2","unstructured":"Redis. Redis bitmaps. https:\/\/redis.io\/docs\/data-types\/bitmaps\/."},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"crossref","unstructured":"Ben Perach Ronny Ronen Benny Kimelfeld and Shahar Kvatinsky. Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics. ETC 2023.","DOI":"10.1109\/HPCA56546.2023.10071007"},{"key":"e_1_3_3_2_46_2","unstructured":"Sang-Woo Jun Ming Liu Sungjin Lee Jamey Hicks John Ankcorn Myron King and Shuotao Xu. Bluedbm: An Appliance for Big Data Analytics. ISCA 2015."},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"crossref","unstructured":"Mahdi Torabzadehkashi Siavash Rezaei Ali Heydarigorji Hosein Bobarshad Vladimir Alves and Nader Bagherzadeh. Catalina: In-Storage Processing Acceleration for Scalable Big Data Analytics. In PDP 2019.","DOI":"10.1109\/EMPDP.2019.8671589"},{"key":"e_1_3_3_2_48_2","unstructured":"Joo\u00a0Hwan Lee Hui Zhang Veronica Lagrange Praveen Krishnamoorthy Xiaodong Zhao and Yang\u00a0Seok Ki. SmartSSD: FPGA Accelerated Near-Storage Data Analytics on SSD. CAL 2020."},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"crossref","unstructured":"Maciej Besta Raghavendra Kanakagiri Grzegorz Kwasniewski Rachata Ausavarungnirun Jakub Ber\u00e1nek Konstantinos Kanellopoulos Kacper Janda Zur Vonarburg-Shmaria Lukas Gianinazzi Ioana Stefan et\u00a0al. SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems. In MICRO 2021.","DOI":"10.1145\/3466752.3480133"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"crossref","unstructured":"Scott Beamer Krste Asanovic and David Patterson. Direction-Optimizing Breadth-First Search. In SC 2012.","DOI":"10.1109\/SC.2012.50"},{"key":"e_1_3_3_2_51_2","unstructured":"Shuangchen Li Cong Xu Qiaosha Zou Jishen Zhao Yu\u00a0Lu and Yuan Xie. Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories. In DAC 2016."},{"key":"e_1_3_3_2_52_2","unstructured":"Congming Gao Xin Xin Youyou Lu Youtao Zhang Jun Yang and Jiwu Shu. Parabit: Processing Parallel Bitwise Operations in NAND Flash Memory Based SSDs. In MICRO 2021."},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"crossref","unstructured":"Mohammed Alser Hasan Hassan Hongyi Xin O\u011fuz Ergin Onur Mutlu and Can Alkan. Gatekeeper: A New Hardware Architecture For Accelerating Pre-Alignment In DNA Short Read Mapping. In Bioinformatics 2017.","DOI":"10.1093\/bioinformatics\/btx342"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"crossref","unstructured":"Joshua Loving Yozen Hernandez and Gary Benson. BitPAl: A Bit-Parallel General Integer-Scoring Sequence Alignment Algorithm. Bioinformatics 2014.","DOI":"10.1093\/bioinformatics\/btu507"},{"key":"e_1_3_3_2_55_2","unstructured":"Hongyi Xin John Greth John Emmons Gennady Pekhimenko Carl Kingsford Can Alkan and Onur Mutlu. Shifted Hamming Distance: A Fast and Accurate SIMD-Friendly Filter to Accelerate Alignment Verification in Read Mapping. Bioinformatics 2015."},{"key":"e_1_3_3_2_56_2","unstructured":"Damla\u00a0Senol Cali Gurpreet\u00a0S Kalsi Z\u00fclal Bing\u00f6l Can Firtina Lavanya Subramanian Jeremie\u00a0S Kim Rachata Ausavarungnirun Mohammed Alser Juan Gomez-Luna Amirali Boroumand et\u00a0al. GenASM: A High-Performance Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis. In MICRO 2020."},{"key":"e_1_3_3_2_57_2","unstructured":"Jeremie\u00a0S Kim Damla Senol Hongyi Xin Donghyuk Lee Saugata Ghose Mohammed Alser Hasan Hassan Oguz Ergin Can Alkan and Onur Mutlu. GRIM-Filter: Fast Seed Filtering in Read Mapping using Emerging Memory Technologies. In APBC 2017."},{"key":"e_1_3_3_2_58_2","doi-asserted-by":"crossref","unstructured":"Gene Myers. A Fast Bit-Vector Algorithm for Approximate String Matching Based on Dynamic Programming. JACM 1999.","DOI":"10.1007\/BFb0030777"},{"key":"e_1_3_3_2_59_2","unstructured":"JongWook Han Choon-Sik Park Dae-Hyun Ryu and Eun-Soo Kim. Optical Image Encryption Based on XOR Operations. Optical Engineering 1999."},{"key":"e_1_3_3_2_60_2","doi-asserted-by":"crossref","unstructured":"Pim Tuyls Henk\u00a0DL Hollmann JH\u00a0Van Lint and LMGM Tolhuizen. XOR-based Visual Cryptography Schemes. Des. Codes Cryptogr. 2005.","DOI":"10.1007\/s10623-004-3816-4"},{"key":"e_1_3_3_2_61_2","unstructured":"Pentti Kanerva. Sparse Distributed Memory and Related Models. Technical report 1992."},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"crossref","unstructured":"Pentti Kanerva. Hyperdimensional Computing: An Introduction to Computing in Distributed Representation with High-Dimensional Random Vectors. Cognitive Computation 2009.","DOI":"10.1007\/s12559-009-9009-8"},{"key":"e_1_3_3_2_63_2","doi-asserted-by":"crossref","unstructured":"Geethan Karunaratne Manuel Le\u00a0Gallo Giovanni Cherubini Luca Benini Abbas Rahimi and Abu Sebastian. In-memory Hyperdimensional Computing. Nature Electronics 2020.","DOI":"10.1038\/s41928-020-0410-3"},{"key":"e_1_3_3_2_64_2","unstructured":"Yintao He Haiyu Mao Christina Giannoula Mohammad Sadrosadati Juan G\u00f3mez-Luna Huawei Li Xiaowei Li Ying Wang and Onur Mutlu. PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System. ASPLOS 2025."},{"key":"e_1_3_3_2_65_2","unstructured":"Yufeng Gu Alireza Khadem Sumanth Umesh Ning Liang Xavier Servot Onur Mutlu Ravi Iyer and Reetuparna Das. PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference. ASPLOS 2025."},{"key":"e_1_3_3_2_66_2","doi-asserted-by":"crossref","unstructured":"Minxuan Zhou Weihong Xu Jaeyoung Kang and Tajana Rosing. TransPIM: A Memory-Based Acceleration via Software-Hardware Co-Design for Transformer. In HPCA 2022.","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"crossref","unstructured":"Jaehyun Park Jaewan Choi Kwanhee Kyung Michael\u00a0Jaemin Kim Yongsuk Kwon Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference. In ASPLOS 2024.","DOI":"10.1145\/3620665.3640422"},{"key":"e_1_3_3_2_68_2","doi-asserted-by":"crossref","unstructured":"Minseok Seo Xuan\u00a0Truong Nguyen Seok\u00a0Joong Hwang Yongkee Kwon Guhyun Kim Chanwook Park Ilkon Kim Jaehan Park Jeongbin Kim Woojae Shin et\u00a0al. IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System. In ASPLOS 2024.","DOI":"10.1145\/3620666.3651324"},{"key":"e_1_3_3_2_69_2","unstructured":"Sungmin Yun Kwanhee Kyung Juhwan Cho Jaewan Choi Jongmin Kim Byeongho Kim Sukhan Lee Kyomin Sohn and Jung\u00a0Ho Ahn. Duplex: A Device for Large Language Models with Mixture of Experts Grouped Query Attention and Continuous Batching. In MICRO 2024."},{"key":"e_1_3_3_2_70_2","unstructured":"Guseul Heo Sangyeop Lee Jaehong Cho Hyunmin Choi Sanghyeon Lee Hyungkyu Ham Gwangsun Kim Divya Mahajan and Jongse Park. Neupims: Npu-pim Heterogeneous Acceleration for Batched LLM Inferencing. In ASPLOS 2024."},{"key":"e_1_3_3_2_71_2","unstructured":"Tom\u00a0B. Brown Benjamin Mann Nick Ryder Melanie Subbiah Jared Kaplan Prafulla Dhariwal Arvind Neelakantan Pranav Shyam Girish Sastry Amanda Askell Sandhini Agarwal Ariel Herbert-Voss Gretchen Krueger Tom Henighan Rewon Child Aditya Ramesh Daniel\u00a0M. Ziegler Jeffrey Wu Clemens Winter Christopher Hesse Mark Chen Eric Sigler Mateusz Litwin Scott Gray Benjamin Chess Jack Clark Christopher Berner Sam McCandlish Alec Radford Ilya Sutskever and Dario Amodei. Language Models are Few-Shot Learners. In NIPS 2020."},{"key":"e_1_3_3_2_72_2","unstructured":"Jacob Devlin Ming-Wei Chang Kenton Lee and Kristina Toutanova. BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding. In NAACL 2019."},{"key":"e_1_3_3_2_73_2","unstructured":"Ian Goodfellow Jean Pouget-Abadie Mehdi Mirza Bing Xu David Warde-Farley Sherjil Ozair Aaron Courville and Yoshua Bengio. Generative Adversarial Networks. NIPS 2014."},{"key":"e_1_3_3_2_74_2","doi-asserted-by":"crossref","unstructured":"Fei Gao Georgios Tziantzioulis and David Wentzlaff. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs. In MICRO 2019.","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_3_2_75_2","doi-asserted-by":"crossref","unstructured":"Fei Gao Georgios Tziantzioulis and David Wentzlaff. FracDRAM: Fractional Values in Off-the-Shelf DRAM. In MICRO 2022.","DOI":"10.1109\/MICRO56248.2022.00066"},{"key":"e_1_3_3_2_76_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Hasan Hassan A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Yahya\u00a0Can Tu\u011frul Lois Orosa Haocong Luo Minesh Patel O\u011fuz Ergin and Onur Mutlu. DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips. TCAD 2023.","DOI":"10.1109\/TCAD.2023.3282172"},{"key":"e_1_3_3_2_77_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Minesh Patel A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Haocong Luo Jeremie\u00a0S Kim Nisa Bostanc\u0131 Nandita Vijaykumar O\u011fuz Ergin and Onur Mutlu. QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips. In ISCA 2021.","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"e_1_3_3_2_78_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Juan\u00a0G\u00f3mez Luna Konstantinos Kanellopoulos Behzad Salami Hasan Hassan Oguz Ergin and Onur Mutlu. PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM. TACO 2022.","DOI":"10.1145\/3563697"},{"key":"e_1_3_3_2_79_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Yahya\u00a0Can Tugrul Ataberk Olgun F.\u00a0Nisa Bostanci A.\u00a0Giray Yaglikci Geraldo\u00a0F. de\u00a0Oliveira Haocong Luo Juan\u00a0Gomez Luna Mohammad Sadrosadati and Onur Mutlu. Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis. In HPCA 2024.","DOI":"10.1109\/HPCA57654.2024.00030"},{"key":"e_1_3_3_2_80_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Yahya\u00a0Can Tugrul F.\u00a0Nisa Bostanci Geraldo\u00a0F. de\u00a0Oliveira A.\u00a0Giray Yaglikci Ataberk Olgun Melina Soysal Haocong Luo Juan\u00a0Gomez Luna Mohammad Sadrosadati and Onur Mutlu. Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis. In DSN 2024.","DOI":"10.1109\/DSN58291.2024.00024"},{"key":"e_1_3_3_2_81_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F Oliveira Ataberk Olgun A.\u00a0Giray\u00a0Gregorio Yaglik\u00e7i Nisa Bostanci Juan G\u00f3mez-Luna Saugata Ghose and Onur Mutlu. MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing. HPCA 2024.","DOI":"10.1109\/HPCA57654.2024.00024"},{"key":"e_1_3_3_2_82_2","unstructured":"Vivek Seshadri Donghyuk Lee Thomas Mullins Hasan Hassan Amirali Boroumand Jeremie Kim Michael\u00a0A Kozuch Onur Mutlu Phillip\u00a0B Gibbons and Todd\u00a0C Mowry. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv 2016."},{"key":"e_1_3_3_2_83_2","unstructured":"Vivek Seshadri and Onur Mutlu. The Processing Using Memory Paradigm: In-DRAM Bulk Copy Initialization Bitwise AND and OR. arXiv:https:\/\/arXiv.org\/abs\/1610.09603 2016."},{"key":"e_1_3_3_2_84_2","unstructured":"Vivek Seshadri Yoongu Kim Chris Fallin Donghyuk Lee Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo Onur Mutlu Phillip\u00a0B. Gibbons Michael\u00a0A. Kozuch and Todd\u00a0C. Mowry. RowClone: Accelerating Data Movement and Initialization Using DRAM. arXiv 2018."},{"key":"e_1_3_3_2_85_2","doi-asserted-by":"crossref","unstructured":"Zuher Jahshan and Leonid Yavits. MajorK: Majority Based Kmer Matching in Commodity DRAM. CAL 2024.","DOI":"10.1109\/LCA.2024.3384259"},{"key":"e_1_3_3_2_86_2","doi-asserted-by":"crossref","unstructured":"Apostolos\u00a0P Fournaris Lidia Pocero\u00a0Fraile and Odysseas Koufopavlou. Exploiting Hardware Vulnerabilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks. Electronics 2017.","DOI":"10.3390\/electronics6030052"},{"key":"e_1_3_3_2_87_2","doi-asserted-by":"crossref","unstructured":"Damian Poddebniak Juraj Somorovsky Sebastian Schinzel Manfred Lochter and Paul R\u00f6sler. Attacking Deterministic Signature Schemes using Fault Attacks. In EuroS&P 2018.","DOI":"10.1109\/EuroSP.2018.00031"},{"key":"e_1_3_3_2_88_2","unstructured":"Andrei Tatar Radhesh\u00a0Krishnan Konoth Elias Athanasopoulos Cristiano Giuffrida Herbert Bos and Kaveh Razavi. Throwhammer: Rowhammer Attacks Over the Network and Defenses. In USENIX ATC 2018."},{"key":"e_1_3_3_2_89_2","doi-asserted-by":"crossref","unstructured":"Sebastien Carre Matthieu Desjardins Adrien Facon and Sylvain Guilley. OpenSSL Bellcore\u2019s Protection Helps Fault Attack. In DSD 2018.","DOI":"10.1109\/DSD.2018.00089"},{"key":"e_1_3_3_2_90_2","doi-asserted-by":"crossref","unstructured":"Alessandro Barenghi Luca Breveglieri Niccol\u00f2 Izzo and Gerardo Pelosi. Software-Only Reverse Engineering of Physical DRAM Mappings for Rowhammer Attacks. In IVSW 2018.","DOI":"10.1109\/IVSW.2018.8494868"},{"key":"e_1_3_3_2_91_2","doi-asserted-by":"crossref","unstructured":"Zhenkai Zhang Zihao Zhan Daniel Balasubramanian Xenofon Koutsoukos and Gabor Karsai. Triggering Rowhammer Hardware Faults on ARM: A Revisit. In ASHES 2018.","DOI":"10.1145\/3266444.3266454"},{"key":"e_1_3_3_2_92_2","doi-asserted-by":"crossref","unstructured":"Sarani Bhattacharya and Debdeep Mukhopadhyay. Advanced Fault Attacks in Software: Exploiting the Rowhammer Bug. In Fault Tolerant Architectures for Cryptography and Hardware Security. 2018.","DOI":"10.1007\/978-981-10-1387-4_6"},{"key":"e_1_3_3_2_93_2","unstructured":"Mark Seaborn and Thomas Dullien. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html 2015."},{"key":"e_1_3_3_2_94_2","doi-asserted-by":"crossref","unstructured":"Y.\u00a0Kim R.\u00a0Daly J.\u00a0Kim C.\u00a0Fallin J.\u00a0H. Lee D.\u00a0Lee C.\u00a0Wilkerson K.\u00a0Lai and O.\u00a0Mutlu. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA 2014.","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_3_2_95_2","unstructured":"SAFARI Research Group. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer 2014."},{"key":"e_1_3_3_2_96_2","unstructured":"Mark Seaborn and Thomas Dullien. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat 2015."},{"key":"e_1_3_3_2_97_2","unstructured":"Victor van\u00a0der Veen Yanick Fratantonio Martina Lindorfer Daniel Gruss Clementine Maurice Giovanni Vigna Herbert Bos Kaveh Razavi and Cristiano Giuffrida. Drammer: Deterministic Rowhammer Attacks on Mobile Platforms. In CCS 2016."},{"key":"e_1_3_3_2_98_2","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript. In DIMVA 2016.","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_3_2_99_2","unstructured":"Kaveh Razavi Ben Gras Erik Bosman Bart Preneel Cristiano Giuffrida and Herbert Bos. Flip Feng Shui: Hammering a Needle in the Software Stack. In USENIX Security 2016."},{"key":"e_1_3_3_2_100_2","unstructured":"Peter Pessl Daniel Gruss Cl\u00e9mentine Maurice Michael Schwarz and Stefan Mangard. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security 2016."},{"key":"e_1_3_3_2_101_2","unstructured":"Yuan Xiao Xiaokuan Zhang Yinqian Zhang and Radu Teodorescu. One Bit Flips One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security 2016."},{"key":"e_1_3_3_2_102_2","doi-asserted-by":"crossref","unstructured":"Erik Bosman Kaveh Razavi Herbert Bos and Cristiano Giuffrida. Dedup Est Machina: Memory Deduplication as An Advanced Exploitation Vector. In S&P 2016.","DOI":"10.1109\/SP.2016.63"},{"key":"e_1_3_3_2_103_2","doi-asserted-by":"crossref","unstructured":"Sarani Bhattacharya and Debdeep Mukhopadhyay. Curious Case of Rowhammer: Flipping Secret Exponent Bits Using Timing Analysis. In CHES 2016.","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"e_1_3_3_2_104_2","doi-asserted-by":"crossref","unstructured":"Wayne Burleson Onur Mutlu and Mohit Tiwari. Invited: Who is the Major Threat to Tomorrow\u2019s Security? You the Hardware Designer. In DAC 2016.","DOI":"10.1145\/2897937.2905022"},{"key":"e_1_3_3_2_105_2","doi-asserted-by":"crossref","unstructured":"Rui Qiao and Mark Seaborn. A New Approach for RowHammer Attacks. In HOST 2016.","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_3_2_106_2","unstructured":"Ferdinand Brasser Lucas Davi David Gens Christopher Liebchen and Ahmad-Reza Sadeghi. Can\u2019t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory. In USENIX Security 2017."},{"key":"e_1_3_3_2_107_2","doi-asserted-by":"crossref","unstructured":"Yeongjin Jang Jaehyuk Lee Sangho Lee and Taesoo Kim. SGX-Bomb: Locking Down the Processor via Rowhammer Attack. In SOSP 2017.","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_3_2_108_2","unstructured":"Misiker\u00a0Tadesse Aga Zelalem\u00a0Birhanu Aweke and Todd Austin. When Good Protections Go Bad: Exploiting Anti-DoS Measures to Accelerate Rowhammer Attacks. In HOST 2017."},{"key":"e_1_3_3_2_109_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_3_3_2_110_2","doi-asserted-by":"crossref","unstructured":"Andrei Tatar Cristiano Giuffrida Herbert Bos and Kaveh Razavi. Defeating Software Mitigations Against Rowhammer: A Surgical Precision Hammer. In RAID 2018.","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_3_2_111_2","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Moritz Lipp Michael Schwarz Daniel Genkin Jonas Juffinger Sioli O\u2019Connell Wolfgang Schoechl and Yuval Yarom. Another Flip in the Wall of Rowhammer Defenses. In S&P 2018.","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_3_2_112_2","unstructured":"Moritz Lipp Misiker\u00a0Tadesse Aga Michael Schwarz Daniel Gruss Cl\u00e9mentine Maurice Lukas Raab and Lukas Lamster. Nethammer: Inducing Rowhammer Faults Through Network Requests. arXiv:https:\/\/arXiv.org\/abs\/1805.04956 [cs.CR] 2018."},{"key":"e_1_3_3_2_113_2","doi-asserted-by":"crossref","unstructured":"Victor van\u00a0der Veen Martina Lindorfer Yanick Fratantonio Harikrishnan\u00a0Padmanabha Pillai Giovanni Vigna Christopher Kruegel Herbert Bos and Kaveh Razavi. GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM. In DIMVA 2018.","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"e_1_3_3_2_114_2","doi-asserted-by":"crossref","unstructured":"Pietro Frigo Cristiano Giuffrida Herbert Bos and Kaveh Razavi. Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU. In S&P 2018.","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_3_3_2_115_2","doi-asserted-by":"crossref","unstructured":"Lucian Cojocar Kaveh Razavi Cristiano Giuffrida and Herbert Bos. Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks. In S&P 2019.","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_3_2_116_2","unstructured":"Sangwoo Ji Youngjoo Ko Saeyoung Oh and Jong Kim. Pinpoint Rowhammer: Suppressing Unwanted Bit Flips on Rowhammer Attacks. In ASIACCS 2019."},{"key":"e_1_3_3_2_117_2","unstructured":"Onur Mutlu and Jeremie\u00a0S Kim. RowHammer: A Retrospective. TCAD 2019."},{"key":"e_1_3_3_2_118_2","unstructured":"Sanghyun Hong Pietro Frigo Yi\u011fitcan Kaya Cristiano Giuffrida and Tudor Dumitra\u015f. Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks. In USENIX Security 2019."},{"key":"e_1_3_3_2_119_2","doi-asserted-by":"crossref","unstructured":"Andrew Kwong Daniel Genkin Daniel Gruss and Yuval Yarom. RAMBleed: Reading Bits in Memory Without Accessing Them. In S&P 2020.","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_3_2_120_2","doi-asserted-by":"crossref","unstructured":"Pietro Frigo Emanuele Vannacci Hasan Hassan Victor van\u00a0der Veen Onur Mutlu Cristiano Giuffrida Herbert Bos and Kaveh Razavi. TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P 2020.","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_3_2_121_2","doi-asserted-by":"crossref","unstructured":"Lucian Cojocar Jeremie Kim Minesh Patel Lillian Tsai Stefan Saroiu Alec Wolman and Onur Mutlu. Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers. In S&P 2020.","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_3_2_122_2","doi-asserted-by":"crossref","unstructured":"Zane Weissman Thore Tiemann Daniel Moghimi Evan Custodio Thomas Eisenbarth and Berk Sunar. JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:https:\/\/arXiv.org\/abs\/1912.11523 [cs.CR] 2020.","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"e_1_3_3_2_123_2","doi-asserted-by":"crossref","unstructured":"Zhi Zhang Yueqiang Cheng Dongxi Liu Surya Nepal Zhi Wang and Yuval Yarom. PThammer: Cross-User-Kernel-Boundary Rowhammer through Implicit Accesses. In MICRO 2020.","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"e_1_3_3_2_124_2","unstructured":"Fan Yao Adnan\u00a0Siraj Rakin and Deliang Fan. Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips. In USENIX Security 2020."},{"key":"e_1_3_3_2_125_2","unstructured":"Finn de\u00a0Ridder Pietro Frigo Emanuele Vannacci Herbert Bos Cristiano Giuffrida and Kaveh Razavi. SMASH: Synchronized Many-Sided Rowhammer Attacks from JavaScript. In USENIX Security 2021."},{"key":"e_1_3_3_2_126_2","doi-asserted-by":"crossref","unstructured":"Hasan Hassan Yahya\u00a0Can Tugrul Jeremie\u00a0S. Kim Victor van\u00a0der Veen Kaveh Razavi and Onur Mutlu. Uncovering in-DRAM RowHammer Protection Mechanisms: A New Methodology Custom RowHammer Patterns and Implications. In MICRO 2021.","DOI":"10.1145\/3466752.3480110"},{"key":"e_1_3_3_2_127_2","doi-asserted-by":"crossref","unstructured":"Patrick Jattke Victor van\u00a0der Veen Pietro Frigo Stijn Gunter and Kaveh Razavi. Blacksmith: Scalable Rowhammering in the Frequency Domain. In S&P 2022.","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"e_1_3_3_2_128_2","unstructured":"M\u00a0Caner Tol Saad Islam Berk Sunar and Ziming Zhang. Toward Realistic Backdoor Injection Attacks on DNNs using RowHammer. arXiv:https:\/\/arXiv.org\/abs\/2110.07683 2022."},{"key":"e_1_3_3_2_129_2","unstructured":"Andreas Kogler Jonas Juffinger Salman Qazi Yoongu Kim Moritz Lipp Nicolas Boichat Eric Shiu Mattias Nissler and Daniel Gruss. Half-Double: Hammering From the Next Row Over. In USENIX Security 2022."},{"key":"e_1_3_3_2_130_2","unstructured":"Lois Orosa Ulrich R\u00fchrmair A\u00a0Giray Yaglikci Haocong Luo Ataberk Olgun Patrick Jattke Minesh Patel Jeremie Kim Kaveh Razavi and Onur Mutlu. SpyHammer: Using RowHammer to Remotely Spy on Temperature. IEEE Access 2022."},{"key":"e_1_3_3_2_131_2","doi-asserted-by":"crossref","unstructured":"Zhi Zhang Wei He Yueqiang Cheng Wenhao Wang Yansong Gao Dongxi Liu Kang Li Surya Nepal Anmin Fu and Yi\u00a0Zou. Implicit Hammer: Cross-Privilege-Boundary Rowhammer through Implicit Accesses. IEEE TDSC 2022.","DOI":"10.1109\/TDSC.2022.3214666"},{"key":"e_1_3_3_2_132_2","doi-asserted-by":"crossref","unstructured":"Liang Liu Yanan Guo Yueqiang Cheng Youtao Zhang and Jun Yang. Generating Robust DNN with Resistance to Bit-Flip based Adversarial Weight Attack. IEEE TC 2022.","DOI":"10.1109\/TC.2022.3211411"},{"key":"e_1_3_3_2_133_2","doi-asserted-by":"crossref","unstructured":"Yaakov Cohen Kevin\u00a0Sam Tharayil Arie Haenel Daniel Genkin Angelos\u00a0D Keromytis Yossi Oren and Yuval Yarom. HammerScope: Observing DRAM Power Consumption Using Rowhammer. In CCS 2022.","DOI":"10.1145\/3548606.3560688"},{"key":"e_1_3_3_2_134_2","unstructured":"Mengxin Zheng Qian Lou and Lei Jiang. TrojViT: Trojan Insertion in Vision Transformers. arXiv:https:\/\/arXiv.org\/abs\/2208.13049 2022."},{"key":"e_1_3_3_2_135_2","doi-asserted-by":"crossref","unstructured":"Michael Fahr\u00a0Jr Hunter Kippen Andrew Kwong Thinh Dang Jacob Lichtinger Dana Dachman-Soled Daniel Genkin Alexander Nelson Ray Perlner Arkady Yerukhimovich et\u00a0al. When Frodo Flips: End-to-End Key Recovery on FrodoKEM via Rowhammer. CCS 2022.","DOI":"10.1145\/3548606.3560673"},{"key":"e_1_3_3_2_136_2","doi-asserted-by":"crossref","unstructured":"Youssef Tobah Andrew Kwong Ingab Kang Daniel Genkin and Kang\u00a0G. Shin. SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks. In S&P 2022.","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"e_1_3_3_2_137_2","unstructured":"Adnan\u00a0Siraj Rakin Md\u00a0Hafizul\u00a0Islam Chowdhuryy Fan Yao and Deliang Fan. DeepSteal: Advanced Model Extractions Leveraging Efficient Weight Stealing in Memories. In S&P 2022."},{"key":"e_1_3_3_2_138_2","doi-asserted-by":"crossref","unstructured":"Kyungbae Park Donghyuk Yun and Sanghyeon Baeg. Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components. Microelectronics Reliability 2016.","DOI":"10.1016\/j.microrel.2016.10.014"},{"key":"e_1_3_3_2_139_2","doi-asserted-by":"crossref","unstructured":"Kyungbae Park Chulseung Lim Donghyuk Yun and Sanghyeon Baeg. Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3xnm Technology. Microelectronics Reliability 2016.","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"e_1_3_3_2_140_2","unstructured":"Chulseung Lim Kyungbae Park and Sanghyeon Baeg. Active Precharge Hammering to Monitor Displacement Damage Using High-Energy Protons in 3x-nm SDRAM. TNS 2017."},{"key":"e_1_3_3_2_141_2","unstructured":"Seong-Wan Ryu Kyungkyu Min Jungho Shin Heimi Kwon Donghoon Nam Taekyung Oh Tae-Su Jang Minsoo Yoo Yongtaik Kim and Sungjoo Hong. Overcoming the Reliability Limitation in the Ultimately Scaled DRAM using Silicon Migration Technique by Hydrogen Annealing. In IEDM 2017."},{"key":"e_1_3_3_2_142_2","unstructured":"Donghyuk Yun Myungsang Park Chulseung Lim and Sanghyeon Baeg. Study of TID Effects on One Row Hammering using Gamma in DDR4 SDRAMs. In IRPS 2018."},{"key":"e_1_3_3_2_143_2","doi-asserted-by":"crossref","unstructured":"Thomas Yang and Xi-Wei Lin. Trap-Assisted DRAM Row Hammer Effect. EDL 2019.","DOI":"10.1109\/LED.2019.2891260"},{"key":"e_1_3_3_2_144_2","doi-asserted-by":"crossref","unstructured":"Andrew\u00a0J. Walker Sungkwon Lee and Dafna Beery. On DRAM RowHammer and the Physics on Insecurity. IEEE TED 2021.","DOI":"10.1109\/TED.2021.3060362"},{"key":"e_1_3_3_2_145_2","unstructured":"Jeremie\u00a0S. Kim Minesh Patel Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Hasan Hassan Roknoddin Azizi Lois Orosa and Onur Mutlu. Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques. In ISCA 2020."},{"key":"e_1_3_3_2_146_2","doi-asserted-by":"crossref","unstructured":"Lois Orosa A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Haocong Luo Ataberk Olgun Jisung Park Hasan Hassan Minesh Patel Jeremie\u00a0S. Kim and Onur Mutlu. A Deeper Look into RowHammer\u2019s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses. In MICRO 2021.","DOI":"10.1145\/3466752.3480069"},{"key":"e_1_3_3_2_147_2","doi-asserted-by":"crossref","unstructured":"A.\u00a0Giray Ya\u011fl\u0131kc\u0131 Haocong Luo Geraldo\u00a0F De\u00a0Oliviera Ataberk Olgun Minesh Patel Jisung Park Hasan Hassan Jeremie\u00a0S Kim Lois Orosa and Onur Mutlu. Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices. In DSN 2022.","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"e_1_3_3_2_148_2","doi-asserted-by":"crossref","unstructured":"M.\u00a0N.\u00a0I. Khan and S.\u00a0Ghosh. Analysis of Row Hammer Attack on STTRAM. In ICCD 2018.","DOI":"10.1109\/ICCD.2018.00021"},{"key":"e_1_3_3_2_149_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Agarwal H.\u00a0Dixit D.\u00a0Datta M.\u00a0Tran D.\u00a0Houssameddine D.\u00a0Shum and F.\u00a0Benistant. Rowhammer for Spin Torque based Memory: Problem or not? In INTERMAG 2018.","DOI":"10.1109\/INTMAG.2018.8508549"},{"key":"e_1_3_3_2_150_2","unstructured":"Haitong Li Hong-Yu Chen Zhe Chen Bing Chen Rui Liu Gang Qiu Peng Huang Feifei Zhang Zizhen Jiang Bin Gao Lifeng Liu Xiaoyan Liu Shimeng Yu H.-S.\u00a0Philip Wong and Jinfeng Kang. Write Disturb Analyses on Half-Selected Cells of Cross-Point RRAM Arrays. In IRPS 2014."},{"key":"e_1_3_3_2_151_2","doi-asserted-by":"crossref","unstructured":"Kai Ni Xueqing Li Jeffrey\u00a0A. Smith Matthew Jerry and Suman Datta. Write Disturb in Ferroelectric FETs and Its Implication for 1T-FeFET AND Memory Arrays. IEEE EDL 2018.","DOI":"10.1109\/LED.2018.2872347"},{"key":"e_1_3_3_2_152_2","doi-asserted-by":"crossref","unstructured":"Paul\u00a0R. Genssler Victor\u00a0M. van Santen J\u00f6rg Henkel and Hussam Amrouch. On the Reliability of FeFET On-Chip Memory. TC 2022.","DOI":"10.1109\/TC.2021.3066899"},{"key":"e_1_3_3_2_153_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun and A.\u00a0Giray Yaglikci. Fundamentally Understanding and Solving RowHammer. In ASP-DAC 2023.","DOI":"10.1145\/3566097.3568350"},{"key":"e_1_3_3_2_154_2","unstructured":"Haocong Luo Ataberk Olgun Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Yahya\u00a0Can Tu\u011frul Steve Rhyner Meryem\u00a0Banu Cavlak Jo\u00ebl Lindegger Mohammad Sadrosadati and Onur Mutlu. RowPress: Amplifying Read Disturbance in Modern DRAM Chips. In ISCA 2023."},{"key":"e_1_3_3_2_155_2","unstructured":"Haocong Luo Ismail\u00a0Emir Y\u00fcksel Ataberk Olgun A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Mohammad Sadrosadati and Onur Mutlu. An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips. In DSN Disrupt 2024."},{"key":"e_1_3_3_2_156_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri and Onur Mutlu. Simple Operations in Memory to Reduce Data Movement. In Adv. Comput. 2017.","DOI":"10.1016\/bs.adcom.2017.04.004"},{"key":"e_1_3_3_2_157_2","unstructured":"Micron. DDR4 SDRAM Datasheet. In Micron page 380 2016."},{"key":"e_1_3_3_2_158_2","unstructured":"Zhi Zhang Yueqiang Cheng Minghua Wang Wei He Wenhao Wang Surya Nepal Yansong Gao Kang Li Zhe Wang and Chenggang Wu. SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh. In USENIX ATC 2022."},{"key":"e_1_3_3_2_159_2","doi-asserted-by":"crossref","unstructured":"Michele Marazzi Patrick Jattke Flavien Solt and Kaveh Razavi. ProTRR: Principled yet Optimal In-DRAM Target Row Refresh. In S&P 2022.","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"e_1_3_3_2_160_2","unstructured":"Stefan Saroiu. DDR5 Spec Update Has All It Needs to End Rowhammer: Will It? https:\/\/stefan.t8k2.com\/rh\/PRAC\/index.html."},{"key":"e_1_3_3_2_161_2","doi-asserted-by":"crossref","unstructured":"O\u011fuzhan Canpolat A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Geraldo\u00a0F Oliveira Ataberk Olgun Nisa Bostanc\u0131 Ismail\u00a0Emir Yuksel Haocong Luo O\u011fuz Ergin and Onur Mutlu. Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance. In HPCA 2025.","DOI":"10.1109\/HPCA61900.2025.00071"},{"key":"e_1_3_3_2_162_2","unstructured":"O\u011fuzhan Canpolat A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Geraldo\u00a0F Oliveira Ataberk Olgun O\u011fuz Ergin and Onur Mutlu. Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance. DRAMSec 2024."},{"key":"e_1_3_3_2_163_2","doi-asserted-by":"crossref","unstructured":"Woongrae Kim Chulmoon Jung Seongnyuh Yoo Duckhwa Hong Jeongjin Hwang Jungmin Yoon Ohyong Jung Joonwoo Choi Sanga Hyun Mankeun Kang et\u00a0al. A 1.1 V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking Refresh-Management Functionality Per-Row Hammer Tracking a Multi-Step Precharge and Core-Bias Modulation for Security and Reliability Enhancement. In ISSCC 2023.","DOI":"10.1109\/ISSCC42615.2023.10067805"},{"key":"e_1_3_3_2_164_2","unstructured":"JEDEC. JESD79-5c: DDR5 SDRAM Standard 2024."},{"key":"e_1_3_3_2_165_2","unstructured":"JEDEC. JESD209-5A: LPDDR5 SDRAM Standard 2020."},{"key":"e_1_3_3_2_166_2","unstructured":"JEDEC. JESD209-4B: Low Power Double Data Rate 4 (LPDDR4) Standard 2017."},{"key":"e_1_3_3_2_167_2","unstructured":"JEDEC. JESD79F: Double Data Rate (DDR) SDRAM Standard 2008."},{"key":"e_1_3_3_2_168_2","unstructured":"JEDEC. JESD79-4C: DDR4 SDRAM Standard 2020."},{"key":"e_1_3_3_2_169_2","unstructured":"JEDEC Solid State\u00a0Technology Association et\u00a0al. DDR3 SDRAM Standard. JEDEC Standard (79-3F):226 2012."},{"key":"e_1_3_3_2_170_2","unstructured":"JEDEC. JESD79-5C: DDR5 SDRAM Standard 2024."},{"key":"e_1_3_3_2_171_2","unstructured":"JEDEC. JESD235D: High Bandwidth Memory DRAM (HBM1 HBM2) 2021."},{"key":"e_1_3_3_2_172_2","unstructured":"Donghyuk Lee Yoongu Kim Vivek Seshadri Jamie Liu Lavanya Subramanian and Onur Mutlu. Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture. In HPCA 2013."},{"key":"e_1_3_3_2_173_2","unstructured":"Donghyuk Lee Yoongu Kim Gennady Pekhimenko Samira Khan Vivek Seshadri Kevin Chang and Onur Mutlu. Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case. In HPCA 2015."},{"key":"e_1_3_3_2_174_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu and Thomas Moscibroda. Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems. In ISCA 2008.","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_3_2_175_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Dongsu Han Onur Mutlu and Mor Harchol-Balter. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In HPCA 2010.","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"e_1_3_3_2_176_2","doi-asserted-by":"crossref","unstructured":"Jamie Liu Ben Jaiyen Richard Veras and Onur Mutlu. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"e_1_3_3_2_177_2","doi-asserted-by":"crossref","unstructured":"M.K. Qureshi Dae-Hyun Kim S.\u00a0Khan P.J. Nair and O.\u00a0Mutlu. AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. In DSN 2015.","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_3_2_178_2","doi-asserted-by":"crossref","unstructured":"Jamie Liu Ben Jaiyen Yoongu Kim Chris Wilkerson Onur Mutlu J\u00a0Liu B\u00a0Jaiyen Y\u00a0Kim C\u00a0Wilkerson and O\u00a0Mutlu. An Experimental Study of Data Retention Behavior in Modern DRAM Devices. In ISCA 2013.","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_3_2_179_2","unstructured":"Micron Technology. SDRAM 4Gb: x4 x8 x16 DDR4 SDRAM Features 2014."},{"key":"e_1_3_3_2_180_2","unstructured":"Onur Mutlu. Retrospective: Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors. arXiv 2023."},{"key":"e_1_3_3_2_181_2","doi-asserted-by":"crossref","unstructured":"Kevin\u00a0K Chang Prashant\u00a0J Nair Donghyuk Lee Saugata Ghose Moinuddin\u00a0K Qureshi and Onur Mutlu. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA 2016.","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_3_2_182_2","doi-asserted-by":"crossref","unstructured":"Xin Xin Youtao Zhang and Jun Yang. ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM. In HPCA 2020.","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"e_1_3_3_2_183_2","unstructured":"Shuangchen Li Dimin Niu Krishna\u00a0T Malladi Hongzhong Zheng Bob Brennan and Yuan Xie. DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator. In MICRO 2017."},{"key":"e_1_3_3_2_184_2","doi-asserted-by":"crossref","unstructured":"Quan Deng Lei Jiang Youtao Zhang Minxuan Zhang and Jun Yang. DrAcc: A DRAM Based Accelerator for Accurate CNN Inference. In DAC 2018.","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_3_2_185_2","doi-asserted-by":"crossref","unstructured":"Shaahin Angizi and Deliang Fan. GraphiDe: A Graph Processing Accelerator Leveraging In-DRAM-Computing. In GLSVLSI 2019.","DOI":"10.1145\/3299874.3317984"},{"key":"e_1_3_3_2_186_2","unstructured":"Shuangchen Li Alvin\u00a0Oliver Glova Xing Hu Peng Gu Dimin Niu Krishna\u00a0T Malladi Hongzhong Zheng Bob Brennan and Yuan Xie. SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In MICRO 2018."},{"key":"e_1_3_3_2_187_2","unstructured":"Jo\u00e3o\u00a0Dinis Ferreira Gabriel Falcao Juan G\u00f3mez-Luna Mohammed Alser Lois Orosa Mohammad Sadrosadati Jeremie\u00a0S. Kim Geraldo\u00a0F. Oliveira Taha Shahroodi Anant Nori and Onur Mutlu. pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation. In MICRO 2022."},{"key":"e_1_3_3_2_188_2","doi-asserted-by":"crossref","unstructured":"Quan Deng Youtao Zhang Minxuan Zhang and Jun Yang. LAcc: Exploiting Lookup Table-Based Fast and Accurate Vector Multiplication in DRAM-Based CNN Accelerator. In DAC 2019.","DOI":"10.1145\/3316781.3317845"},{"key":"e_1_3_3_2_189_2","doi-asserted-by":"crossref","unstructured":"Purab\u00a0Ranjan Sutradhar Sathwika Bavikadi Mark Connolly Savankumar Prajapati Mark\u00a0A Indovina Sai Manoj\u00a0Pudukotai Dinakarrao and Amlan Ganguly. Look-Up-Table Based Processing-in-Memory Architecture with Programmable Precision-Scaling for Deep Learning Applications. TPDS 2021.","DOI":"10.1109\/TPDS.2021.3066909"},{"key":"e_1_3_3_2_190_2","doi-asserted-by":"crossref","unstructured":"Purab\u00a0Ranjan Sutradhar Mark Connolly Sathwika Bavikadi Sai Manoj\u00a0Pudukotai Dinakarrao Mark\u00a0A Indovina and Amlan Ganguly. pPIM: A Programmable Processor-in-Memory Architecture with Precision-Scaling For Deep Learning. In CAL 2020.","DOI":"10.1109\/LCA.2020.3011643"},{"key":"e_1_3_3_2_191_2","unstructured":"Shuangchen Li Alvin\u00a0Oliver Glova Xing Hu Peng Gu Dimin Niu Krishna\u00a0T Malladi Hongzhong Zheng Bob Brennan and Yuan Xie. SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In MICRO 2018."},{"key":"e_1_3_3_2_192_2","unstructured":"Jeremie\u00a0S Kim Minesh Patel Hasan Hassan Lois Orosa and Onur Mutlu. D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput. In HPCA 2019."},{"key":"e_1_3_3_2_193_2","unstructured":"Jeremie\u00a0S. Kim Minesh Patel Hasan Hassan and Onur Mutlu. The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency\u2013Reliability Tradeoff in Modern Commodity DRAM Devices. In HPCA 2018."},{"key":"e_1_3_3_2_194_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F Oliveira Juan G\u00f3mez-Luna Saugata Ghose Amirali Boroumand and Onur Mutlu. Accelerating Neural Network Inference with Processing-in-DRAM: From the Edge to the Cloud. IEEE Micro 2022.","DOI":"10.1109\/MM.2022.3202350"},{"key":"e_1_3_3_2_195_2","unstructured":"Geraldo\u00a0F Oliveira Mayank Kabra Yuxin Guo Kangqi Chen A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Melina Soysal Mohammad Sadrosadati Joaquin\u00a0Olivares Bueno Saugata Ghose Juan G\u00f3mez-Luna et\u00a0al. Proteus: Achieving High-Performance Processing-Using-DRAM via Dynamic Precision Bit-Serial Arithmetic. ICS 2025."},{"key":"e_1_3_3_2_196_2","doi-asserted-by":"crossref","unstructured":"A\u00a0Giray Ya\u011flikci Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa O\u011fuz Ergin and Onur Mutlu. HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips. In MICRO 2022.","DOI":"10.1109\/MICRO56248.2022.00062"},{"key":"e_1_3_3_2_197_2","unstructured":"SAFARI Research Group. DRAM Bender \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/DRAM-Bender 2022."},{"key":"e_1_3_3_2_198_2","doi-asserted-by":"crossref","unstructured":"Hasan Hassan Nandita Vijaykumar Samira Khan Saugata Ghose Kevin Chang Gennady Pekhimenko Donghyuk Lee Oguz Ergin and Onur Mutlu. SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies. In HPCA 2017.","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_3_2_199_2","unstructured":"SAFARI Research Group. SoftMC \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/softmc 2017."},{"key":"e_1_3_3_2_200_2","unstructured":"Xilinx Inc. Xilinx Alveo U200 FPGA Board. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u200.html."},{"key":"e_1_3_3_2_201_2","unstructured":"Maxwell. FT20X User Manual. https:\/\/www.maxwell-fa.com\/upload\/files\/base\/8\/m\/311.pdf."},{"key":"e_1_3_3_2_202_2","doi-asserted-by":"crossref","unstructured":"Minesh Patel Jeremie Kim Taha Shahroodi Hasan Hassan and Onur Mutlu. Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics. In MICRO 2020.","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_3_2_203_2","doi-asserted-by":"crossref","unstructured":"Minesh Patel Geraldo\u00a0Francisco de\u00a0Oliveira\u00a0Jr. and Onur Mutlu. HARP: Practically and Effectively Identifying Uncorrectable Errors in Main Memory Chips That Use On-Die ECC. In MICRO 2021.","DOI":"10.1145\/3466752.3480061"},{"key":"e_1_3_3_2_204_2","doi-asserted-by":"crossref","unstructured":"Robert\u00a0T Smith James\u00a0D Chlipala JOHN\u00a0FM Bindels Roy\u00a0G Nelson Frederick\u00a0H Fischer and Thomas\u00a0F Mantz. Laser Programmable Redundancy and Yield Improvement in a 64K DRAM. JSSC 1981.","DOI":"10.1109\/JSSC.1981.1051630"},{"key":"e_1_3_3_2_205_2","unstructured":"Masashi Horiguchi. Redundancy Techniques for High-Density DRAMs. In ISIS 1997."},{"key":"e_1_3_3_2_206_2","unstructured":"B.\u00a0Keeth and R.J. Baker. DRAM Circuit Design: A Tutorial. John Wiley & Sons 2001."},{"key":"e_1_3_3_2_207_2","doi-asserted-by":"crossref","unstructured":"Kiyoo Itoh. VLSI Memory Chip Design. Springer 2001.","DOI":"10.1007\/978-3-662-04478-0"},{"key":"e_1_3_3_2_208_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri Thomas Mullins Amirali Boroumand Onur Mutlu Phillip\u00a0B Gibbons Michael\u00a0A Kozuch and Todd\u00a0C Mowry. Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-Unit Strided Accesses. In MICRO 2015.","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_3_2_209_2","doi-asserted-by":"crossref","unstructured":"Samira Khan Donghyuk Lee and Onur Mutlu. PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM. In DSN 2016.","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_3_2_210_2","doi-asserted-by":"crossref","unstructured":"Samira Khan Chris Wilkerson Zhe Wang Alaa\u00a0R Alameldeen Donghyuk Lee and Onur Mutlu. Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content. In MICRO 2017.","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_3_2_211_2","unstructured":"Donghyuk Lee Samira Khan Lavanya Subramanian Saugata Ghose Rachata Ausavarungnirun Gennady Pekhimenko Vivek Seshadri and Onur Mutlu. Design-Induced Latency Variation in Modern DRAM Chips: Characterization Analysis and Latency Reduction Mechanisms. In SIGMETRICS 2017."},{"key":"e_1_3_3_2_212_2","doi-asserted-by":"crossref","unstructured":"A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Geraldo\u00a0Francisco Oliveira Yahya\u00a0Can Tu\u011frul Ismail\u00a0Emir Yuksel Ataberk Olgun Haocong Luo and Onur Mutlu. Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions. In HPCA 2024.","DOI":"10.1109\/HPCA57654.2024.00048"},{"key":"e_1_3_3_2_213_2","unstructured":"A.J. van\u00a0de Goor and I.\u00a0Schanstra. Address and Data Scrambling: Causes and Impact on Memory Tests. In DELTA 2002."},{"key":"e_1_3_3_2_214_2","doi-asserted-by":"crossref","unstructured":"Samira Khan Donghyuk Lee Yoongu Kim Alaa\u00a0R Alameldeen Chris Wilkerson and Onur Mutlu. The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study. In SIGMETRICS 2014.","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_3_2_215_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun F.\u00a0Nisa Bostanci Ismail\u00a0Emir Yuksel Oguzhan Canpolat Haocong Luo Geraldo\u00a0F. Oliveira A.\u00a0Giray Yaglikci Minesh Patel and Onur Mutlu. Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance. In HPCA 2025.","DOI":"10.1109\/HPCA61900.2025.00069"},{"key":"e_1_3_3_2_216_2","doi-asserted-by":"crossref","unstructured":"Yahya\u00a0Can Tugrul A.\u00a0Giray Yaglikci Ismail\u00a0Emir Yuksel Ataberk Olgun Oguzhan Canpolat Nisa Bostanci Mohammad Sadrosadati Oguz Ergin and Onur Mutlu. Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions. In HPCA 2025.","DOI":"10.1109\/HPCA61900.2025.00070"},{"key":"e_1_3_3_2_217_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Majd Osseiran Abdullah\u00a0Giray Yaglikci Yahya\u00a0Can Tugrul Haocong Luo Steve Rhyner Behzad Salami Juan\u00a0Gomez Luna and Onur Mutlu. Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips. In DSN 2024.","DOI":"10.1109\/DSN58291.2024.00022"},{"key":"e_1_3_3_2_218_2","doi-asserted-by":"crossref","unstructured":"Longda Zhou Jie Li Zheng Qiao Pengpeng Ren Zixuan Sun Jianping Wang Blacksmith Wu Zhigang Ji Runsheng Wang Kanyu Cao and Ru\u00a0Huang. Double-sided Row Hammer Effect in Sub-20 nm DRAM: Physical Mechanism Key Features and Mitigation. In IRPS 2023.","DOI":"10.1109\/IRPS48203.2023.10117677"},{"key":"e_1_3_3_2_219_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Majd Osseiran Abdullah\u00a0Giray Yaglikci Yahya\u00a0Can Tugrul Haocong Luo Steve Rhyner Behzad Salami Juan Gomez\u00a0Luna and Onur Mutlu. An Experimental Analysis of RowHammer in HBM2 DRAM Chips. In DSN Disrupt 2023.","DOI":"10.1109\/DSN-S58398.2023.00042"},{"key":"e_1_3_3_2_220_2","unstructured":"Haocong Luo \u0130smail\u00a0Emir Y\u00fcksel Ataberk Olgun A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies. In VTS 2025."},{"key":"e_1_3_3_2_221_2","doi-asserted-by":"crossref","unstructured":"Jie Li Longda Zhou Sheng Ye Zheng Qiao and Zhigang Ji. Understanding the Competitive Interaction in Leakage Mechanisms for Effective Row Hammer Mitigation in Sub-20 nm DRAM. IEEE Electron Device Letters 2024.","DOI":"10.1109\/LED.2023.3334763"},{"key":"e_1_3_3_2_222_2","doi-asserted-by":"crossref","unstructured":"Longda Zhou Jie Li Pengpeng Ren Sheng Ye Da\u00a0Wang Zheng Qiao and Zhigang Ji. Understanding the Physical Mechanism of RowPress at the Device-Level in Sub-20 nm DRAM. In IRPS 2024.","DOI":"10.1109\/IRPS48228.2024.10529371"},{"key":"e_1_3_3_2_223_2","doi-asserted-by":"crossref","unstructured":"Longda Zhou Sheng Ye Runsheng Wang and Zhigang Ji. Unveiling RowPress in Sub-20 nm DRAM Through Comparative Analysis With Row Hammer: From Leakage Mechanisms to Key Features. In IEEE TED 2024.","DOI":"10.1109\/TED.2024.3418300"},{"key":"e_1_3_3_2_224_2","unstructured":"SK\u00a0Hynix. DDR4 SDRAM Unbuffered DIMM Based on 8Gb A-die HMA81GU7AFR8N-UH Module \u2013 Datasheet. https:\/\/gzhls.at\/blob\/ldb\/6\/a\/7\/1\/0c4ba46b0049c17756d92c180858965180a7.pdf 2016."},{"key":"e_1_3_3_2_225_2","unstructured":"U-TRR. https:\/\/github.com\/CMU-SAFARI\/u-trr 2021."},{"key":"e_1_3_3_2_226_2","unstructured":"Mustafa\u00a0F Ali Akhilesh Jaiswal and Kaushik Roy. In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology. In TCAS I 2019."},{"key":"e_1_3_3_2_227_2","doi-asserted-by":"crossref","unstructured":"Minesh Patel Jeremie\u00a0S Kim and Onur Mutlu. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. ISCA 2017.","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_3_2_228_2","unstructured":"Moinuddin Qureshi Anish Saxena and Aamer Jaleel. ImPress: Securing DRAM Against Data-Disturbance Errors via Implicit Row-Press Mitigation. MICRO 2024."},{"key":"e_1_3_3_2_229_2","unstructured":"JEDEC. JESD79-5: DDR5 SDRAM Standard 2020."},{"key":"e_1_3_3_2_230_2","doi-asserted-by":"crossref","unstructured":"O\u011fuzhan Canpolat A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Ataberk Olgun \u0130smail\u00a0Emir Y\u00fcksel Yahya\u00a0Can Tu\u011frul Konstantinos Kanellopoulos O\u011fuz Ergin and Onur Mutlu. BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads. MICRO 2024.","DOI":"10.1109\/MICRO61859.2024.00072"},{"key":"e_1_3_3_2_231_2","doi-asserted-by":"crossref","unstructured":"Hasan Hassan Ataberk Olgun A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Haocong Luo and Onur Mutlu. Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient DRAM Maintenance Operations. In MICRO 2024.","DOI":"10.1109\/MICRO61859.2024.00074"},{"key":"e_1_3_3_2_232_2","unstructured":"Tanj Bennett Stefan Saroiu Alec Wolman and Lucian Cojocar. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In DRAMSec 2021."},{"key":"e_1_3_3_2_233_2","unstructured":"SAFARI\u00a0Research Group. Ramulator V2.0. https:\/\/github.com\/CMU-SAFARI\/ramulator2."},{"key":"e_1_3_3_2_234_2","unstructured":"Haocong Luo Yahya\u00a0Can Tu\u011frul F.\u00a0Nisa Bostanc\u0131 Ataberk Olgun A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. Ramulator 2.0: A Modern Modular and Extensible DRAM Simulator 2023."},{"key":"e_1_3_3_2_235_2","unstructured":"SAFARI Research Group. Ramulator \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/ramulator."},{"key":"e_1_3_3_2_236_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Weikun Yang and Onur Mutlu. Ramulator: A Fast and Extensible DRAM Simulator. CAL 2016.","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_2_237_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu and Thomas Moscibroda. Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In MICRO 2007.","DOI":"10.1109\/MICRO.2007.4408252"},{"key":"e_1_3_3_2_238_2","unstructured":"Standard Performance Evaluation Corp. SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/ ."},{"key":"e_1_3_3_2_239_2","unstructured":"Standard Performance Evaluation Corp. SPEC CPU 2017. http:\/\/www.spec.org\/2017\/ ."},{"key":"e_1_3_3_2_240_2","unstructured":"Transaction Processing Performance Council. TPC Benchmarks. http:\/\/www.tpc.org\/information\/benchmarks.asp."},{"key":"e_1_3_3_2_241_2","doi-asserted-by":"crossref","unstructured":"Jason\u00a0E. Fritts Frederick\u00a0W. Steiling Joseph\u00a0A. Tucek and Wayne Wolf. MediaBench II Video: Expediting the next Generation of Video Systems Research. Microprocess. Microsyst. 2009.","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"e_1_3_3_2_242_2","doi-asserted-by":"crossref","unstructured":"Brian Cooper Adam Silberstein Erwin Tam Raghu Ramakrishnan and Russell Sears. Benchmarking Cloud Serving Systems with YCSB. In SoCC 2010.","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_3_2_243_2","doi-asserted-by":"crossref","unstructured":"Stijn Eyerman and Lieven Eeckhout. System-Level Performance Metrics for Multiprogram Workloads. IEEE Micro 2008.","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_3_2_244_2","doi-asserted-by":"crossref","unstructured":"Allen Snavely and Dean\u00a0M. Tullsen. Symbiotic Jobscheduling for a Simultaneous Mutlithreading Processor. In ASPLOS 2000.","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_3_2_245_2","unstructured":"Chulseung Lim Kyungbae Park Geunyong Bak Donghyuk Yun Myungsang Park Sanghyeon Baeg Shi-Jie Wen and Richard Wong. Study of Proton Radiation Effect to Row Hammer Fault in DDR4 SDRAMs. Microelectronics Reliability 2018."},{"key":"e_1_3_3_2_246_2","unstructured":"Zhenrong Lang Patrick Jattke Michele Marazzi and Kaveh Razavi. Blaster: Characterizing the blast radius of rowhammer. In DRAMSec 2023."},{"key":"e_1_3_3_2_247_2","unstructured":"Hwayong Nam Seungmin Baek Minbok Wi Michael\u00a0Jaemin Kim Jaehyun Park Chihun Song Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. Dramscope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands. ISCA 2024."},{"key":"e_1_3_3_2_248_2","unstructured":"Wei He Zhi Zhang Yueqiang Cheng Wenhao Wang Wei Song Yansong Gao Qifei Zhang Kang Li Dongxi Liu and Surya Nepal. WhistleBlower: A System-level Empirical Study on RowHammer. TC 2023."},{"key":"e_1_3_3_2_249_2","unstructured":"Hwayong Nam Seungmin Baek Minbok Wi Michael\u00a0Jaemin Kim Jaehyun Park Chihun Song Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. X-ray: Discovering DRAM Internal Structure and Error Characteristics by Issuing Memory Commands. IEEE CAL 2023."},{"key":"e_1_3_3_2_250_2","unstructured":"Ismail\u00a0Emir Yuksel Ataberk Olgun F.\u00a0Nisa Bostanci Oguzhan Canpolat Geraldo\u00a0F Oliveira Maria Maakenkova Mohammad Sadrosadati A\u00a0Giray Yaglikci and Onur Mutlu. Experimental Analysis of True Random Number Generation Using Simultaneous Multiple-Row Activation in Real DRAM Chips. arXiv 2025."}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:00:24Z","timestamp":1750503624000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731030"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":249,"alternative-id":["10.1145\/3695053.3731030","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731030","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}