{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T16:12:24Z","timestamp":1772727144890,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/V000381\/1, EP\/X015963\/1"],"award-info":[{"award-number":["EP\/V000381\/1, EP\/X015963\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731062","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:46:17Z","timestamp":1750437977000},"page":"2002-2016","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive CHERI Compartmentalization for Heterogeneous Accelerators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2791-2555","authenticated-orcid":false,"given":"Jianyi","family":"Cheng","sequence":"first","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4411-2318","authenticated-orcid":false,"given":"A. Theodore","family":"Markettos","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3161-2638","authenticated-orcid":false,"given":"Alexandre","family":"Joannou","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1591-6778","authenticated-orcid":false,"given":"Paul","family":"Metzger","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9827-8497","authenticated-orcid":false,"given":"Matthew","family":"Naylor","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2976-0474","authenticated-orcid":false,"given":"Peter","family":"Rugg","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4114-7661","authenticated-orcid":false,"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2023. AMD Xilinx Vitis. https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/vitis-platform.html"},{"key":"e_1_3_3_2_3_2","unstructured":"2024. Amazon Web Services. https:\/\/aws.amazon.com\/"},{"key":"e_1_3_3_2_4_2","unstructured":"2024. Microsoft Azure. https:\/\/azure.microsoft.com\/"},{"key":"e_1_3_3_2_5_2","unstructured":"2025. Inferenceu - Cerebras. https:\/\/cerebras.ai\/inference"},{"key":"e_1_3_3_2_6_2","unstructured":"2025. Tenstorrent. https:\/\/tenstorrent.com\/en"},{"key":"e_1_3_3_2_7_2","unstructured":"2025. Versal Adaptive SoCs. https:\/\/www.amd.com\/en\/products\/adaptive-socs-and-fpgas\/versal.html"},{"key":"e_1_3_3_2_8_2","unstructured":"Thomas Aird et\u00a0al. 2025. RISC-V Specification for CHERI Extensions. v0.9.5 2025-03-31. (March 2025). https:\/\/riscv.github.io\/riscv-cheri\/"},{"key":"e_1_3_3_2_9_2","unstructured":"Saar Amar. 2022. An Armful of CHERIs. (Jan. 2022). https:\/\/msrc.microsoft.com\/blog\/2022\/01\/an_armful_of_cheris\/"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614266"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Dorian Amiet Andreas Curiger and Paul Zbinden. 2018. FPGA-based accelerator for post-quantum signature scheme SPHINCS-256. IACR Transactions on Cryptographic Hardware and Embedded Systems (2018) 18\u201339.","DOI":"10.46586\/tches.v2018.i1.18-39"},{"key":"e_1_3_3_2_12_2","first-page":"256","volume-title":"International Symposium on Computer Architecture","author":"Amit Nadav","year":"2010","unstructured":"Nadav Amit, Muli Ben-Yehuda, and Ben-Ami Yassour. 2010. IOMMU: Strategies for mitigating the IOTLB bottleneck. In International Symposium on Computer Architecture. Springer, 256\u2013274."},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Alasdair Armstrong Thomas Bauereiss Brian Campbell Alastair Reid Kathryn\u00a0E Gray Robert\u00a0M Norton Prashanth Mundkur Mark Wassell Jon French Christopher Pulte et\u00a0al. 2019. ISA Semantics for ARMv8-a RISC-V and CHERI-MIPS. Proceedings of the ACM on Programming Languages 3 POPL (2019) 1\u201331.","DOI":"10.1145\/3290384"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2014.23212"},{"key":"e_1_3_3_2_15_2","unstructured":"Bluespec Inc.2018. Bluespec Announces Flute. (Dec. 2018). https:\/\/bluespec.com\/2018\/12\/13\/bluespec-announces-flute\/"},{"key":"e_1_3_3_2_16_2","unstructured":"CHERI Flute. 2024. https:\/\/github.com\/CTSRD-CHERI\/Flute\/"},{"key":"e_1_3_3_2_17_2","unstructured":"Codasip. 2024. Codasip delivers processor security to actively prevent the most common cyberattacks. https:\/\/codasip.com\/press-release\/2023\/10\/31\/codasip-delivers-processor-security-to-actively-prevent-cyberattacks\/"},{"key":"e_1_3_3_2_18_2","unstructured":"CoVE-IO v0.2.0. 2024. https:\/\/github.com\/riscv-non-isa\/riscv-ap-tee-io\/releases\/tag\/v0.2.0."},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Jack\u00a0B. Dennis and Earl\u00a0C. Van\u00a0Horn. 1966. Programming semantics for multiprogrammed computations. Commun. ACM 9 3 (March 1966) 143\u2013155. 10.1145\/365230.365252","DOI":"10.1145\/365230.365252"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00099"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00057"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Richard Grisenthwaite Graeme Barnes Robert\u00a0NM Watson Simon\u00a0W Moore Peter Sewell and Jonathan Woodruff. 2023. The Arm Morello evaluation platform\u2014validating CHERI-based security in a high-performance system. IEEE Micro 43 3 (2023) 50\u201357.","DOI":"10.1109\/MM.2023.3264676"},{"key":"e_1_3_3_2_24_2","unstructured":"RISC-V IOPMP\u00a0Task Group. 2024. RISC-V IOPMP Architecture Specification Version 0.9.0. (May 2024). https:\/\/github.com\/riscv-non-isa\/iopmp-spec"},{"key":"e_1_3_3_2_25_2","unstructured":"CUDA C++\u00a0Programming Guide. 2024. Dynamic Global Memory Allocation and Operations. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html#dynamic-global-memory-allocation-and-operations"},{"key":"e_1_3_3_2_26_2","unstructured":"CUDA C++\u00a0Programming Guide. 2024. Memory Protection. https:\/\/docs.nvidia.com\/deploy\/mps\/#memory-protection"},{"key":"e_1_3_3_2_27_2","unstructured":"CUDA C++\u00a0Programming Guide. 2024. Virtual Memory Management. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html#virtual-memory-management"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2016.7754337"},{"key":"e_1_3_3_2_29_2","unstructured":"Linley Gwennap. 2020. Groq rocks neural networks. Microprocessor Report (Jan. 2020)."},{"key":"e_1_3_3_2_30_2","first-page":"709","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Hille Matthias","year":"2019","unstructured":"Matthias Hille, Nils Asmussen, Pramod Bhatotia, and Hermann H\u00e4rtig. 2019. SemperOS: A Distributed Capability System. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). 709\u2013722."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527418"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2018.8621865"},{"key":"e_1_3_3_2_33_2","unstructured":"I\/O MTT extension. 2024. https:\/\/github.com\/riscv\/riscv-smmtt\/blob\/main\/chapter6.adoc."},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00011"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629596"},{"key":"e_1_3_3_2_36_2","first-page":"139","volume-title":"Advances in computers","author":"Kos Anton","year":"2015","unstructured":"Anton Kos, Vuka\u0161in Rankovi\u0107, and Sa\u0161o Toma\u017ei\u010d. 2015. Sorting networks on Maxeler dataflow supercomputing systems. In Advances in computers. Vol.\u00a096. Elsevier, 139\u2013186."},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"crossref","unstructured":"Adithya Krishna Srikanth\u00a0Rohit Nudurupati DG Chandana Pritesh Dwivedi Andr\u00e9 van Schaik Mahesh Mehendale and Chetan\u00a0Singh Thakur. 2024. RAMAN: A re-configurable and sparse tinyML accelerator for inference on edge. IEEE Internet of Things Journal (2024).","DOI":"10.1109\/JIOT.2024.3386832"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527420"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00025"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.9"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00025"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895479"},{"key":"e_1_3_3_2_43_2","unstructured":"M. Y. Mo. 2024. Fall of the machines: Exploiting the Qualcomm NPU (neural processing unit) kernel driver. https:\/\/securitylab.github.com\/research\/qualcomm_npu"},{"key":"e_1_3_3_2_44_2","unstructured":"M. Y. Mo. 2024. GHSL-2021-1029: Use-after-free (UaF) in Qualcomm NPU driver - CVE-2021-1940. https:\/\/securitylab.github.com\/advisories\/GHSL-2021-1029-npu"},{"key":"e_1_3_3_2_45_2","unstructured":"M. Y. Mo. 2024. GHSL-2021-1030: Information leak in Qualcomm NPU driver - CVE-2021-1968. https:\/\/securitylab.github.com\/advisories\/GHSL-2021-1030-npu"},{"key":"e_1_3_3_2_46_2","unstructured":"M. Y. Mo. 2024. GHSL-2021-1031: Information leak in Qualcomm NPU driver - CVE-2021-1969. https:\/\/securitylab.github.com\/advisories\/GHSL-2021-1031-npu"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.5555\/2750482.2750485"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3458903.3458910"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"crossref","unstructured":"A\u00a0Theodore Markettos Colin Rothwell Brett\u00a0F Gutstein Allison Pearce Peter\u00a0G Neumann Simon\u00a0W Moore and Robert\u00a0NM Watson. 2019. Thunderclap: Exploring vulnerabilities in operating system IOMMU protection via DMA from untrustworthy peripherals. (2019).","DOI":"10.14722\/ndss.2019.23194"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872379"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173175"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"crossref","unstructured":"Robert\u00a0A Martin and Sean Barnum. 2008. Common Weakness Enumeration (CWE) status update. ACM SIGAda Ada Letters 28 1 (2008) 88\u201391.","DOI":"10.1145\/1387830.1387835"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.5555\/2659919"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC57363.2022.00066"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"crossref","unstructured":"Francisco Ortega-Zamorano Marcelo\u00a0A Montemurro Sergio\u00a0Alejandro Cannas Jos\u00e9\u00a0M Jerez and Leonardo Franco. 2015. FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model. IEEE Transactions on Parallel and Distributed Systems 27 9 (2015) 2618\u20132627.","DOI":"10.1109\/TPDS.2015.2505725"},{"key":"e_1_3_3_2_56_2","unstructured":"PCI-SIG. 2022. PCI Express 6.0 Specification. (Jan. 2022). https:\/\/pcisig.com\/pci-express-6.0-specification"},{"key":"e_1_3_3_2_57_2","first-page":"549","volume-title":"2015 USENIX Annual Technical Conference (USENIX ATC 15)","author":"Peleg Omer","year":"2015","unstructured":"Omer Peleg, Adam Morrison, Benjamin Serebrin, and Dan Tsafrir. 2015. Utilizing the IOMMU scalably. In 2015 USENIX Annual Technical Conference (USENIX ATC 15). 549\u2013562."},{"key":"e_1_3_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00024"},{"key":"e_1_3_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_3_2_60_2","unstructured":"Dan Robinson. 2022. How Arm popped CHERI architecture into Morello Program hardware. https:\/\/www. Theregister.com\/2022\/08\/26\/arm_cheri_morello\/. The Register (Aug. 2022)."},{"key":"e_1_3_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293903"},{"key":"e_1_3_3_2_63_2","doi-asserted-by":"publisher","unstructured":"J.H. Saltzer and M.D. Schroeder. 1975. The protection of information in computer systems. Proc. IEEE 63 9 (1975) 1278\u20131308. 10.1109\/PROC.1975.9939","DOI":"10.1109\/PROC.1975.9939"},{"key":"e_1_3_3_2_64_2","volume-title":"Proceedings of the Workshop on Managed Many-Core Systems","volume":"27","author":"Sch\u00fcpbach Adrian","year":"2008","unstructured":"Adrian Sch\u00fcpbach, Simon Peter, Andrew Baumann, Timothy Roscoe, Paul Barham, Tim Harris, and Rebecca Isaacs. 2008. Embracing diversity in the Barrelfish manycore operating system. In Proceedings of the Workshop on Managed Many-Core Systems, Vol.\u00a027. New York, NY, USA."},{"key":"e_1_3_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071091"},{"key":"e_1_3_3_2_66_2","volume-title":"North American SystemC Users\u2019 Group, Design Automation Conference","author":"Snyder Wilson","year":"2004","unstructured":"Wilson Snyder. 2004. Verilator and systemperl. In North American SystemC Users\u2019 Group, Design Automation Conference."},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00063"},{"key":"e_1_3_3_2_68_2","unstructured":"Tyler Sorensen and Heidy Khlaaf. 2024. LeftoverLocals: Listening to LLM Responses Through Leaked GPU Local Memory. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2401.16603 (2024)."},{"key":"e_1_3_3_2_69_2","doi-asserted-by":"publisher","unstructured":"Samuel\u00a0W. Stark A.\u00a0Theodore Markettos and Simon\u00a0W. Moore. 2023. How Flexible Is CXL\u2019s Memory Protection? Commun. ACM 66 12 (Nov. 2023) 46\u201351. 10.1145\/3617580","DOI":"10.1145\/3617580"},{"key":"e_1_3_3_2_70_2","doi-asserted-by":"crossref","unstructured":"Mohamed Tarek Ibn\u00a0Ziad Sana Damani Aamer Jaleel Stephen\u00a0W Keckler and Mark Stephenson. 2023. CuCatch: A Debugging Tool for Efficiently Catching Memory Safety Violations in CUDA Applications. Proceedings of the ACM on Programming Languages 7 PLDI (2023) 124\u2013147.","DOI":"10.1145\/3591225"},{"key":"e_1_3_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/WHPCF.2010.5671823"},{"key":"e_1_3_3_2_72_2","doi-asserted-by":"crossref","unstructured":"Hasitha\u00a0Muthumala Waidyasooriya and Masanori Hariyama. 2019. Highly-parallel FPGA accelerator for simulated quantum annealing. IEEE Transactions on Emerging Topics in Computing 9 4 (2019).","DOI":"10.1109\/TETC.2019.2957177"},{"key":"e_1_3_3_2_73_2","volume-title":"TinyML: Machine Learning with TensorFlow Lite on Arduino and Ultra-Low-Power Microcontrollers","author":"Warden Pete","year":"2019","unstructured":"Pete Warden and Daniel Situnayake. 2019. TinyML: Machine Learning with TensorFlow Lite on Arduino and Ultra-Low-Power Microcontrollers. O\u2019Reilly Media."},{"key":"e_1_3_3_2_74_2","volume-title":"19th USENIX Security Symposium (USENIX Security 10)","author":"Watson Robert\u00a0NM","year":"2010","unstructured":"Robert\u00a0NM Watson, Jonathan Anderson, Ben Laurie, and Kris Kennaway. 2010. Capsicum: Practical Capabilities for UNIX. In 19th USENIX Security Symposium (USENIX Security 10)."},{"key":"e_1_3_3_2_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.9"},{"key":"e_1_3_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.48456\/tr-987"},{"key":"e_1_3_3_2_77_2","volume-title":"Proceedings of the 1st Safety and Security in Heterogeneous Open System-on-Chip Platforms Workshop (SSH-SoC 2023)","author":"Wistoff Nils","year":"2023","unstructured":"Nils Wistoff, Andreas Kuster, Michael Rogenmoser, Robert Balas, Moritz Schneider, and Luca Benini. 2023. Protego: A Low-Overhead Open-Source I\/O Physical Memory Protection Unit for RISC-V. In Proceedings of the 1st Safety and Security in Heterogeneous Open System-on-Chip Platforms Workshop (SSH-SoC 2023)."},{"key":"e_1_3_3_2_78_2","doi-asserted-by":"crossref","unstructured":"Jonathan Woodruff Alexandre Joannou Hongyan Xia Anthony Fox Robert\u00a0M Norton David Chisnall Brooks Davis Khilan Gudka Nathaniel\u00a0W Filardo A\u00a0Theodore Markettos et\u00a0al. 2019. CHERI Concentrate: Practical compressed capabilities. IEEE Trans. Comput. 68 10 (2019) 1455\u20131469.","DOI":"10.1109\/TC.2019.2914037"},{"key":"e_1_3_3_2_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"e_1_3_3_2_80_2","unstructured":"Xilinx Vitis HLS. 2023. https:\/\/www.xilinx.com\/html_docs\/xilinx2023_1\/vitis_doc\/index.html."},{"key":"e_1_3_3_2_81_2","doi-asserted-by":"crossref","unstructured":"Xiaofan Zhang Yuan Ma Jinjun Xiong Wen-Mei\u00a0W Hwu Volodymyr Kindratenko and Deming Chen. 2021. Exploring HW\/SW co-design for video analysis on CPU-FPGA heterogeneous systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 6 (2021) 1606\u20131619.","DOI":"10.1109\/TCAD.2021.3093398"},{"key":"e_1_3_3_2_82_2","first-page":"829","volume-title":"2020 USENIX Annual Technical Conference (USENIX ATC 20)","author":"Zhu Weixi","year":"2020","unstructured":"Weixi Zhu, Alan\u00a0L Cox, and Scott Rixner. 2020. A comprehensive analysis of superpage management mechanisms and policies. In 2020 USENIX Annual Technical Conference (USENIX ATC 20). 829\u2013842."}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:04:57Z","timestamp":1750503897000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731062"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":81,"alternative-id":["10.1145\/3695053.3731062","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731062","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}