{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T02:44:08Z","timestamp":1784861048618,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","funder":[{"name":"National Natural Science Foundation of China (NSFC)","award":["62304192"],"award-info":[{"award-number":["62304192"]}]},{"name":"Hong Kong Research Grants Council (RGC) YCRG Grant","award":["C6003-24Y"],"award-info":[{"award-number":["C6003-24Y"]}]},{"name":"ACCESS \u2013 AI Chip Center for Emerging Smart Systems, sponsored by the InnoHK initiative of the Innovation and Technology Commission of the Hong Kong Special Administrative Region Government."}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731070","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:46:17Z","timestamp":1750437977000},"page":"572-585","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Profile-Guided Temporal Prefetching"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-8983-683X","authenticated-orcid":false,"given":"Mengming","family":"Li","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8351-314X","authenticated-orcid":false,"given":"Yichuan","family":"Gao","sequence":"additional","affiliation":[{"name":"Intel Corporation, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3570-965X","authenticated-orcid":false,"given":"Yongqing","family":"Ren","sequence":"additional","affiliation":[{"name":"Intel Corporation, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"[n. d.]. Intel\u2019s PerfMon Events. https:\/\/perfmon-events.intel.com."},{"key":"e_1_3_3_2_3_2","unstructured":"2023. Hot Chips 2023: arm\u2019s neoverse v2. https:\/\/hc2023.hotchips.org\/assets\/program\/conference\/day1\/CPU1\/HC2023.Arm.MagnusBruce.v04.FINAL.pdf."},{"key":"e_1_3_3_2_4_2","unstructured":"2023. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html."},{"key":"e_1_3_3_2_5_2","unstructured":"2024. Github: gem5-triangel. https:\/\/github.com\/SamAinsworth\/gem5-triangel."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.11"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"key":"e_1_3_3_2_8_2","volume-title":"ISCA","author":"Ainsworth Sam","year":"2024","unstructured":"Sam Ainsworth and Lev Mukhanov. 2024. Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher. In ISCA."},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Mohammad Bakhshalipour Seyedali Tabaeiaghdaei Pejman Lotfi-Kamran and Hamid Sarbazi-Azad. 2019. Evaluation of hardware data prefetchers on server processors. CSUR (2019) 1\u201329.","DOI":"10.1145\/3312740"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358325"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news (2011).","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_16_2","unstructured":"Georgios Bitzes and Andrzej Nowak. 2014. The overhead of profiling using PMU hardware counters. CERN openlab report (2014) 1\u201316."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Burton\u00a0H Bloom. 1970. Space\/time trade-offs in hash coding with allowable errors. Commun. ACM (1970) 422\u2013426.","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"David Callahan Ken Kennedy and Allan Porterfield. 1991. Software prefetching. ACM SIGARCH Computer Architecture News 19 2 (1991) 40\u201352.","DOI":"10.1145\/106975.106979"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370860"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123478"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386554"},{"key":"e_1_3_3_2_22_2","first-page":"1","volume-title":"Slides from Linux Kongress","author":"De\u00a0Melo Arnaldo\u00a0Carvalho","year":"2010","unstructured":"Arnaldo\u00a0Carvalho De\u00a0Melo. 2010. The new linux\u2019perf\u2019tools. In Slides from Linux Kongress. 1\u201342."},{"key":"e_1_3_3_2_23_2","first-page":"128","volume-title":"ICS","author":"Gornish Edward\u00a0H","year":"1990","unstructured":"Edward\u00a0H Gornish, Elana\u00a0D Granston, and Alexander\u00a0V Veidenbaum. 1990. Compiler-directed data prefetching in multiprocessors with memory hierarchies. In ICS. 128\u2013142."},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3559009.3569677"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_3_2_26_2","first-page":"499","volume-title":"ICS","author":"Ishii Yasuo","year":"2009","unstructured":"Yasuo Ishii, Mary Inaba, and Kei Hiraki. 2009. Access map pattern matching for data cache prefetch. In ICS. 499\u2013500."},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Akanksha Jain and Calvin Lin. 2016. Back to the future: Leveraging Belady\u2019s algorithm for improved cache replacement. ACM SIGARCH Computer Architecture News (2016) 78\u201389.","DOI":"10.1109\/ISCA.2016.17"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Aamer Jaleel Kevin\u00a0B Theobald Simon\u00a0C Steely\u00a0Jr and Joel Emer. 2010. High performance cache replacement using re-reference interval prediction (RRIP). ACM SIGARCH computer architecture news 38 3 (2010) 60\u201371.","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_3_2_30_2","first-page":"747","volume-title":"Eurosys","author":"Jamilan Saba","year":"2022","unstructured":"Saba Jamilan, Tanvir\u00a0Ahmed Khan, Grant Ayers, Baris Kasikci, and Heiner Litz. 2022. Apt-get: Profile-guided timely software prefetching. In Eurosys. 747\u2013764."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00071"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"crossref","unstructured":"Norman\u00a0P Jouppi. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. ACM SIGARCH Computer Architecture News 18 2SI (1990) 364\u2013373.","DOI":"10.1145\/325096.325162"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480124"},{"key":"e_1_3_3_2_34_2","first-page":"163","volume-title":"OSDI","author":"Khan Tanvir\u00a0Ahmed","year":"2021","unstructured":"Tanvir\u00a0Ahmed Khan, Ian Neal, Gilles Pokam, Barzan Mozafari, and Baris Kasikci. 2021. Dmon: Efficient detection and correction of data locality problems using selective profiling. In OSDI. 163\u2013181."},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00024"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00017"},{"key":"e_1_3_3_2_37_2","first-page":"734","volume-title":"ISCA","author":"Khan Tanvir\u00a0Ahmed","year":"2021","unstructured":"Tanvir\u00a0Ahmed Khan, Dexin Zhang, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, and Baris Kasikci. 2021. Ripple: Profile-guided instruction cache replacement for data center applications. In ISCA. 734\u2013747."},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1997.622661"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00026"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507745"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"crossref","unstructured":"Sparsh Mittal. 2016. A survey of recent prefetching techniques for processor caches. CSUR (2016) 1\u201335.","DOI":"10.1145\/2907071"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"crossref","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27 (2009) 28.","DOI":"10.1109\/MM.2008.2"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751891"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00072"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_3_2_48_2","volume-title":"ISCA","author":"Pakalapati Samuel","year":"2020","unstructured":"Samuel Pakalapati and Biswabandan Panda. 2020. Bouquet of instruction pointers: Instruction pointer classifier-based spatial hardware prefetching. In ISCA."},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661201"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614245"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"crossref","unstructured":"Timothy Sherwood Erez Perelman Greg Hamerly and Brad Calder. 2002. Automatically characterizing large scale program behavior. ACM SIGPLAN Notices (2002) 45\u201357.","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"crossref","unstructured":"Stephen Somogyi Thomas\u00a0F Wenisch Anastassia Ailamaki Babak Falsafi and Andreas Moshovos. 2006. Spatial memory streaming. ACM SIGARCH Computer Architecture News (2006) 252\u2013263.","DOI":"10.1145\/1150019.1136508"},{"key":"e_1_3_3_2_55_2","first-page":"742","volume-title":"ISCA","author":"Song Shixin","year":"2022","unstructured":"Shixin Song, Tanvir\u00a0Ahmed Khan, Sara\u00a0Mahdizadeh Shahri, Akshitha Sriraman, Niranjan\u00a0K Soundararajan, Sreenivas Subramoney, Daniel\u00a0A Jim\u00e9nez, Heiner Litz, and Baris Kasikci. 2022. Thermometer: profile-guided btb replacement for data center applications. In ISCA. 742\u2013756."},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"e_1_3_3_2_57_2","doi-asserted-by":"crossref","unstructured":"Hao Wu Krishnendra Nathella Matthew Pabst Dam Sunwoo Akanksha Jain and Calvin Lin. 2021. Practical temporal prefetching with compressed on-chip metadata. IEEE Trans. Comput. (2021) 2858\u20132871.","DOI":"10.1109\/TC.2021.3065909"},{"key":"e_1_3_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358300"},{"key":"e_1_3_3_2_59_2","first-page":"449","volume-title":"ISCA","author":"Wu Hao","year":"2019","unstructured":"Hao Wu, Krishnendra Nathella, Dam Sunwoo, Akanksha Jain, and Calvin Lin. 2019. Efficient metadata management for irregular data prefetching. In ISCA. 449\u2013461."},{"key":"e_1_3_3_2_60_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. 1995. Hitting the memory wall: Implications of the obvious. ACM SIGARCH computer architecture news 23 1 (1995) 20\u201324.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_61_2","first-page":"999","volume-title":"ASPLOS","author":"Zhang Yuxuan","year":"2024","unstructured":"Yuxuan Zhang, Nathan Sobotka, Soyoon Park, Saba Jamilan, Tanvir\u00a0Ahmed Khan, Baris Kasikci, Gilles\u00a0A Pokam, Heiner Litz, and Joseph Devietti. 2024. RPG2: Robust Profile-Guided Runtime Prefetch Generation. In ASPLOS. 999\u20131013."}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:06:45Z","timestamp":1750504005000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731070"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":60,"alternative-id":["10.1145\/3695053.3731070","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731070","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}