{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T18:25:02Z","timestamp":1771266302402,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":98,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T00:00:00Z","timestamp":1750377600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CNS 1956007,CCF 2107470,CCF 2316233"],"award-info":[{"award-number":["CNS 1956007,CCF 2107470,CCF 2316233"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["ACE, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA"],"award-info":[{"award-number":["ACE, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731071","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:46:17Z","timestamp":1750437977000},"page":"708-722","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["HardHarvest: Hardware-Supported Core Harvesting for Microservices"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4914-336X","authenticated-orcid":false,"given":"Jovan","family":"Stojkovic","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1448-8403","authenticated-orcid":false,"given":"Chunao","family":"Liu","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5168-9045","authenticated-orcid":false,"given":"Muhammad","family":"Shahbaz","sequence":"additional","affiliation":[{"name":"Purdue University and University of Michigan, Ann Arbor, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2595-5228","authenticated-orcid":false,"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_3_1_3_2","unstructured":"Amazon AWS. 2024. Amazon EC2 Instance Types. https:\/\/aws.amazon.com\/ec2\/instance-types\/."},{"key":"e_1_3_3_1_4_2","unstructured":"Amazon AWS. 2024. Amazon EC2 Spot Instances. https:\/\/aws.amazon.com\/ec2\/spot."},{"key":"e_1_3_3_1_5_2","unstructured":"Amazon AWS. 2024. AWS Burstable performance instances. https: \/\/docs.aws.amazon.com\/AWSEC2\/latest\/UserGuide\/burstableperformance-instances.html."},{"key":"e_1_3_3_1_6_2","volume-title":"Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)","author":"Ambati Pradeep","year":"2020","unstructured":"Pradeep Ambati, \u00cd\u00f1igo Goiri, Felipe Frujeri, Alper Gun, Ke Wang, Brian Dolan, Brian Corell, Sekhar Pasupuleti, Thomas Moscibroda, Sameh Elnikety, Marcus Fontoura, and Ricardo Bianchini. 2020. Providing SLOs for Resource-Harvesting VMs in Cloud Platforms. In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)."},{"key":"e_1_3_3_1_7_2","unstructured":"Apache Thrift. 2024. TServerSocket: Listen(). https:\/\/github.com\/apache\/thrift\/blob\/1252cf3a2f3b1d942c8c4713ed7b2cf35c64e547\/lib\/cpp\/src\/thrift\/transport\/TServerSocket.cpp#L381."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/CSNET.2017.8241986"},{"key":"e_1_3_3_1_9_2","volume-title":"Proceedings of the 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201914)","author":"Belay Adam","year":"2014","unstructured":"Adam Belay, George Prekas, Ana Klimovic, Samuel Grossman, Christos Kozyrakis, and Edouard Bugnion. 2014. IX: A Protected Dataplane Operating System for High Throughput and Low Latency. In Proceedings of the 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201914)."},{"key":"e_1_3_3_1_10_2","unstructured":"Benjamin\u00a0A. Braun Suman Jana and Dan Boneh. 2015. Robust and Efficient Elimination of Cache and Timing Side Channels. CoRR abs\/1506.00189 (2015). arXiv:https:\/\/arXiv.org\/abs\/1506.00189http:\/\/arxiv.org\/abs\/1506.00189"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523720"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00057"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132772"},{"key":"e_1_3_3_1_14_2","unstructured":"Ian Cutress. 2024. Examinining Intel\u2019s Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/3."},{"key":"e_1_3_3_1_15_2","unstructured":"Ian Cutress. 2024. The Ice Lake Benchmark Preview: Inside Intel\u2019s 10nm. https:\/\/www.anandtech.com\/show\/14664\/testing-intel-ice-lake-10nm\/2."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304070"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Jeffrey Dean and Luiz\u00a0Andr\u00e9 Barroso. 2013. The Tail at Scale. Commun. ACM 56 (2013) 74\u201380.","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_3_1_18_2","unstructured":"DeathStarBench. 2024. RateService Initialization. https:\/\/github.com\/delimitrou\/DeathStarBench\/blob\/master\/hotelReservation\/services\/rate\/server.go#L81."},{"key":"e_1_3_3_1_19_2","unstructured":"DeathStarBench. 2024. TextService Handler. https:\/\/github.com\/delimitrou\/DeathStarBench\/blob\/master\/socialNetwork\/src\/TextService\/TextHandler.h#L41."},{"key":"e_1_3_3_1_20_2","unstructured":"DeathStarBench. 2024. TextService Initialization. https:\/\/github.com\/delimitrou\/DeathStarBench\/blob\/master\/socialNetwork\/src\/TextService\/TextService.cpp#L59."},{"key":"e_1_3_3_1_21_2","unstructured":"Felix Cloutier. 2024. WBINVD \u2014 Write Back and Invalidate Cache. https:\/\/www.felixcloutier.com\/x86\/wbinvd."},{"key":"e_1_3_3_1_22_2","volume-title":"Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)","author":"Fried Joshua","year":"2020","unstructured":"Joshua Fried, Zhenyuan Ruan, Amy Ousterhout, and Adam Belay. 2020. Caladan: Mitigating Interference at Microsecond Timescales. In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507725"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2013.21"},{"key":"e_1_3_3_1_26_2","unstructured":"Google Cloud. 2024. Machine families resource and comparison guide. https:\/\/cloud.google.com\/compute\/docs\/machine-resource."},{"key":"e_1_3_3_1_27_2","unstructured":"Google Cloud. 2024. Spot Virtual Machines. https:\/\/cloud.google.com\/spot-vms."},{"key":"e_1_3_3_1_28_2","unstructured":"Google Cloud. 2024. What is Microservices Architecture? https:\/\/cloud.google.com\/learn\/what-is-microservices-architecture."},{"key":"e_1_3_3_1_29_2","unstructured":"gRPC. 2024. An RPC library and framework. https:\/\/github.com\/grpc\/grpc."},{"key":"e_1_3_3_1_30_2","unstructured":"gRPC. 2024. Completion Queue: Next(). https:\/\/grpc.github.io\/grpc\/cpp\/classgrpc_1_1_completion_queue.html#a86d9810ced694e50f7987ac90b9f8c1a."},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.21236\/ADA419653"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483542"},{"key":"e_1_3_3_1_33_2","volume-title":"Proceedings of the USENIX Annual Technical Conference (USENIX ATC \u201923)","author":"Huye Darby","year":"2023","unstructured":"Darby Huye, Yuri Shkuro, and Raja\u00a0R. Sambasivan. 2023. Lifting the veil on Meta\u2019s microservice architecture: Analyses of topology and request workflows. In Proceedings of the USENIX Annual Technical Conference (USENIX ATC \u201923)."},{"key":"e_1_3_3_1_34_2","volume-title":"Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201921)","author":"Ibanez Stephen","year":"2021","unstructured":"Stephen Ibanez, Alex Mallery, Serhat Arslan, Theo Jepsen, Muhammad Shahbaz, Changhoon Kim, and Nick McKeown. 2021. The nanoPU: A Nanosecond Network Stack for Datacenters. In Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201921)."},{"key":"e_1_3_3_1_35_2","unstructured":"Intel. 2016. Intel\u00ae CAT: Introduction to Cache Allocation Technology in the Intel\u00ae Xeon\u00ae Processor E5 v4 Family. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/introduction-to-cache-allocation-technology.html."},{"key":"e_1_3_3_1_36_2","unstructured":"Intel. 2024. Intel Xeon Platinum 8380 Processor. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/212287\/intel-xeon-platinum-8380-processor-60m-cache-2-30-ghz.html."},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_3_1_39_2","volume-title":"Proceedings of the 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201919)","author":"Kaffes Kostis","year":"2019","unstructured":"Kostis Kaffes, Timothy Chong, Jack\u00a0Tigar Humphries, Adam Belay, David Mazi\u00e9res, and Christos Kozyrakis. 2019. Shinjuku: Preemptive Scheduling for \u00b5second-scale Tail Latency. In Proceedings of the 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201919)."},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3625549.3658684"},{"key":"e_1_3_3_1_41_2","volume-title":"https:\/\/www.linux-kvm.org","author":"Machine Kernel Virtual","year":"2017","unstructured":"Kernel Virtual Machine. 2017. https:\/\/www.linux-kvm.org."},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2019.00091"},{"key":"e_1_3_3_1_43_2","unstructured":"KVM Hypervisor. 2024. KVM Lock Overview. https:\/\/docs.kernel.org\/virt\/kvm\/locking.html."},{"key":"e_1_3_3_1_44_2","unstructured":"KVM Hypervisor. 2024. KVM\/Linux Kernel Scheduler. https:\/\/elixir.bootlin.com\/linux\/v4.14\/source\/kernel\/sched\/core.c#L479."},{"key":"e_1_3_3_1_45_2","unstructured":"KVM Hypervisor. 2024. Linux KVM Hypercalls. https:\/\/www.kernel.org\/doc\/html\/v5.9\/virt\/kvm\/hypercalls.html."},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446696"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3487003"},{"key":"e_1_3_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3593856.3595898"},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359657"},{"key":"e_1_3_3_1_54_2","volume-title":"Proceedings of the 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201922)","author":"McClure Sarah","year":"2022","unstructured":"Sarah McClure, Amy Ousterhout, Scott Shenker, and Sylvia Ratnasamy. 2022. Efficient Scheduling Policies for Microsecond-Scale Tasks. In Proceedings of the 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201922)."},{"key":"e_1_3_3_1_55_2","unstructured":"Microsoft Azure. 2024. Azure Burstable VMs. https:\/\/docs.microsoft.com\/en-us\/ azure\/virtual-machines\/sizes-b-series-burstable."},{"key":"e_1_3_3_1_56_2","unstructured":"Microsoft Azure. 2024. Use Azure Spot Virtual Machines. https:\/\/docs.microsoft.com\/ en-us\/azure\/virtual-machines\/spot-vms."},{"key":"e_1_3_3_1_57_2","unstructured":"Microsoft Azure. 2024. Virtual Machine series. https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/virtual-machines\/series\/."},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00074"},{"key":"e_1_3_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2019.00031"},{"key":"e_1_3_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00037"},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_3_3_1_62_2","unstructured":"Khang Nguyen. 2016. Code and Data Prioritization - Introduction and Usage Models in the Intel\u00ae Xeon\u00ae Processor E5 v4 Family. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/introduction-to-code-and-data-prioritization-with-usage-models.html."},{"key":"e_1_3_3_1_63_2","unstructured":"Old GigaOm. 2011. The Biggest Thing Amazon Got Right: The Platform. https:\/\/old.gigaom.com\/2011\/10\/12\/419-the-biggest-thing-amazon-got-right-the-platform\/."},{"key":"e_1_3_3_1_64_2","volume-title":"Proceedings of the 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201919)","author":"Ousterhout Amy","year":"2019","unstructured":"Amy Ousterhout, Joshua Fried, Jonathan Behrens, Adam Belay, and Hari Balakrishnan. 2019. Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads. In Proceedings of the 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI \u201919)."},{"key":"e_1_3_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482080"},{"key":"e_1_3_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132780"},{"key":"e_1_3_3_1_67_2","unstructured":"Chris Richardson. 2024. What are microservices? https:\/\/microservices.io\/."},{"key":"e_1_3_3_1_68_2","doi-asserted-by":"crossref","unstructured":"Arun\u00a0F. Rodrigues K.\u00a0Scott Hemmert Brian\u00a0W. Barrett Chad\u00a0D. Kersey Ron\u00a0A. Oldfield M. Weston R. Risen J. Cook Paul Rosenfeld E. Cooper-Balis and Bruce\u00a0L. Jacob. 2011. The structural simulation toolkit. SIGMETRICS Performance Evaluation Reviews 38 4 (2011).","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_3_1_69_2","doi-asserted-by":"crossref","unstructured":"Paul Rosenfeld Elliott Cooper-Balis and Bruce Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters (2011).","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_3_1_70_2","volume-title":"Proceedings of the USENIX Annual Technical Conference (USENIX ATC \u201923)","author":"Sadeghian Ghazal","year":"2023","unstructured":"Ghazal Sadeghian, Mohamed Elsakhawy, Mohanna Shahrad, Joe Hattori, and Mohammad Shahrad. 2023. UnFaaSener: Latency and Cost Aware Offloading of Functions from Serverless Platforms. In Proceedings of the USENIX Annual Technical Conference (USENIX ATC \u201923)."},{"key":"e_1_3_3_1_71_2","unstructured":"Software Freedom Conservancy. 2024. QEMU: A generic and open source machine emulator and virtualizer. https:\/\/www.qemu.org\/."},{"key":"e_1_3_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.1109\/IC2E.2018.00025"},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"e_1_3_3_1_74_2","volume-title":"IEEE International Symposium on Workload Characterization (IISWC \u201918)","author":"Sriraman Akshitha","year":"2018","unstructured":"Akshitha Sriraman and Thomas\u00a0F. Wenisch. 2018. \u00b5Suite: A Benchmark Suite for Microservices. In IEEE International Symposium on Workload Characterization (IISWC \u201918)."},{"key":"e_1_3_3_1_75_2","doi-asserted-by":"crossref","unstructured":"Aaron Stillmaker and Bevan Baas. 2017. Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm. Integration the VLSI journal (2017).","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"e_1_3_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00103"},{"key":"e_1_3_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589068"},{"key":"e_1_3_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3486979"},{"key":"e_1_3_3_1_79_2","unstructured":"The Apache Software Foundation. 2024. Apache Thrift. https:\/\/thrift.apache.org\/."},{"key":"e_1_3_3_1_80_2","unstructured":"Think Software. 2021. Microservices Architecture of Twitter Service. https:\/\/thinksoftware.medium.com\/design-twitter-microservices-architecture-of-twitter-service-996ddd68e1ca."},{"key":"e_1_3_3_1_81_2","unstructured":"Uber. 2020. Introducing Domain-Oriented Microservice Architecture. https:\/\/www.uber.com\/blog\/microservice-architecture\/."},{"key":"e_1_3_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1145\/3605181.3626191"},{"key":"e_1_3_3_1_83_2","volume-title":"Proceedings of the 23rd USENIX Security Symposium (USENIX Security \u201914)","author":"Varadarajan Venkatanathan","year":"2014","unstructured":"Venkatanathan Varadarajan, Thomas Ristenpart, and Michael Swift. 2014. Scheduler-based Defenses against Cross-VM Side-channels. In Proceedings of the 23rd USENIX Security Symposium (USENIX Security \u201914)."},{"key":"e_1_3_3_1_84_2","unstructured":"Ketan Varshneya. 2021. Understanding design of microservices architecture at Netflix. https:\/\/www.techaheadcorp.com\/blog\/design-of-microservices-architecture-at-netflix\/."},{"key":"e_1_3_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3690183"},{"key":"e_1_3_3_1_86_2","unstructured":"Stavros Volos and Boris Kopf. 2024. Preventing side-channels in the cloud. https:\/\/www.microsoft.com\/en-us\/research\/blog\/preventing-side-channels-in-the-cloud\/."},{"key":"e_1_3_3_1_87_2","volume-title":"Proceedings of the 12th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud \u201920)","author":"Wagenl\u00e4nder Marcel","year":"2020","unstructured":"Marcel Wagenl\u00e4nder, Luo Mai, Guo Li, and Peter Pietzuch. 2020. Spotnik: Designing Distributed Machine Learning for Transient Cloud Resources. In Proceedings of the 12th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud \u201920)."},{"key":"e_1_3_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545026"},{"key":"e_1_3_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456225"},{"key":"e_1_3_3_1_90_2","unstructured":"Wikipedia. 2024. Sunny Cove. https:\/\/en.wikipedia.org\/wiki\/Sunny_Cove_(microarchitecture)."},{"key":"e_1_3_3_1_91_2","doi-asserted-by":"publisher","DOI":"10.1145\/3485447.3511979"},{"key":"e_1_3_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483569"},{"key":"e_1_3_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483580"},{"key":"e_1_3_3_1_94_2","volume-title":"Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201916)","author":"Zhang Yunqi","year":"2016","unstructured":"Yunqi Zhang, George Prekas, Giovanni\u00a0Matteo Fumarola, Marcus Fontoura, \u00cd\u00f1igo Goiri, and Ricardo Bianchini. 2016. History-Based Harvesting of Spare Cycles and Storage in Large-Scale Datacenters. In Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201916)."},{"key":"e_1_3_3_1_95_2","volume-title":"Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security (CCS \u201913)","author":"Zhang Yinqian","year":"2013","unstructured":"Yinqian Zhang and Michael\u00a0K. Reiter. 2013. D\u00fcppel: Retrofitting Commodity Operating Systems to Mitigate Cache Side Channels in the Cloud. In Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security (CCS \u201913)."},{"key":"e_1_3_3_1_96_2","volume-title":"USENIX Annual Technical Conference (USENIX ATC \u201922)","author":"Zhang Zhizhou","year":"2022","unstructured":"Zhizhou Zhang, Murali\u00a0Krishna Ramanathan, Prithvi Raj, Abhishek Parwal, Timothy Sherwood, and Milind Chabbi. 2022. CRISP: Critical Path Analysis of Large-Scale Microservice Architectures. In USENIX Annual Technical Conference (USENIX ATC \u201922)."},{"key":"e_1_3_3_1_97_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00039"},{"key":"e_1_3_3_1_98_2","doi-asserted-by":"publisher","DOI":"10.1145\/3183440.3194991"},{"key":"e_1_3_3_1_99_2","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)","author":"Zhu Hang","year":"2020","unstructured":"Hang Zhu, Kostis Kaffes, Zixu Chen, Zhenming Liu, Christos Kozyrakis, Ion Stoica, and Xin Jin. 2020. RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)."}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731071","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:06:42Z","timestamp":1750504002000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731071"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":98,"alternative-id":["10.1145\/3695053.3731071","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731071","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}