{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:40:08Z","timestamp":1750506008684,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","funder":[{"DOI":"10.13039\/100018707","name":"HORIZON EUROPE Reforming and enhancing the European Research and Innovation system","doi-asserted-by":"publisher","award":["101189612"],"award-info":[{"award-number":["101189612"]}],"id":[{"id":"10.13039\/100018707","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731094","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:43:11Z","timestamp":1750437791000},"page":"1327-1341","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Nyx: Virtualizing dataflow execution on shared FPGA platforms"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7672-0547","authenticated-orcid":false,"given":"Panagiotis","family":"Miliadis","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0707-9415","authenticated-orcid":false,"given":"Dimitris","family":"Theodoropoulos","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4890-8427","authenticated-orcid":false,"given":"Nectarios","family":"Koziris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3533-2761","authenticated-orcid":false,"given":"Dionisios","family":"Pnevmatikatos","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_3_8_3_2_2","unstructured":"[n. d.]. Amazon EC2 F1 Instances \u2014 aws.amazon.com. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/. [Accessed 30-10-2024]."},{"key":"e_1_3_3_3_8_3_3_2","unstructured":"[n. d.]. AMD Adaptive Computing Documentation Portal \u2014 docs.xilinx.com. https:\/\/docs.xilinx.com\/r\/en-US\/ug1399-vitis-hls\/pragma-HLS-dataflow. [Accessed 30-10-2024]."},{"key":"e_1_3_3_3_8_3_4_2","unstructured":"[n. d.]. Dataflow Computing | Maxeler Technologies \u2014 maxeler.com. https:\/\/www.maxeler.com\/technology\/dataflow-computing\/. [Accessed 18-11-2024]."},{"key":"e_1_3_3_3_8_3_5_2","unstructured":"[n. d.]. GitHub - amiq-consulting\/image-upscaling-CNN: How to Accelerate an Image Upscaling CNN on FPGA Using HLS \u2014 github.com. https:\/\/github.com\/amiq-consulting\/image-upscaling-CNN. [Accessed 16-10-2024]."},{"key":"e_1_3_3_3_8_3_6_2","unstructured":"[n. d.]. GitHub - filipemlins\/Neural-Network-High-Level-Synthesis-Lenet: Neural Network Lenet 5 \u2014 github.com. https:\/\/github.com\/filipemlins\/Neural-Network-High-Level-Synthesis-Lenet. [Accessed 16-10-2024]."},{"key":"e_1_3_3_3_8_3_7_2","unstructured":"[n. d.]. High-Level Synthesis Compiler - Intel\u00ae HLS Compiler \u2014 intel.com. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html. [Accessed 21-11-2024]."},{"key":"e_1_3_3_3_8_3_8_2","unstructured":"[n. d.]. What is FPGA as a Service? - FPGA as a Service - Alibaba Cloud Documentation Center \u2014 alibabacloud.com. https:\/\/www.alibabacloud.com\/help\/en\/fpga-as-a-service\/product-overview\/what-is-fpga-as-a-service. [Accessed 30-10-2024]."},{"key":"e_1_3_3_3_8_3_9_2","unstructured":"AMD. [n. d.]. AMD Vitis\u2122 Unified Software Platform. https:\/\/www.amd.com\/en\/products\/software\/adaptive-socs-and-fpgas\/vitis.html. [Accessed 19-02-2025]."},{"key":"e_1_3_3_3_8_3_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176316"},{"key":"e_1_3_3_3_8_3_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_3_3_3_8_3_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_3_3_8_3_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"e_1_3_3_3_8_3_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00027"},{"key":"e_1_3_3_3_8_3_15_2","doi-asserted-by":"publisher","unstructured":"Eric Chung Jeremy Fowers Kalin Ovtcharov Michael Papamichael Adrian Caulfield Todd Massengill Ming Liu Daniel Lo Shlomi Alkalay Michael Haselman Maleen Abeydeera Logan Adams Hari Angepat Christian Boehn Derek Chiou Oren Firestein Alessandro Forin Kang\u00a0Su Gatlin Mahdi Ghandi Stephen Heil Kyle Holohan Ahmad El\u00a0Husseini Tamas Juhasz Kara Kagi Ratna\u00a0K. Kovvuri Sitaram Lanka Friedel van Megen Dima Mukhortov Prerak Patel Brandon Perez Amanda Rapsang Steven Reinhardt Bita Rouhani Adam Sapek Raja Seera Sangeetha Shekar Balaji Sridharan Gabriel Weisz Lisa Woods Phillip Yi\u00a0Xiao Dan Zhang Ritchie Zhao and Doug Burger. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. IEEE Micro 38 2 (2018) 8\u201320. 10.1109\/MM.2018.022071131","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_3_3_8_3_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_3_3_8_3_17_2","doi-asserted-by":"publisher","unstructured":"Roberto Cordone Francesco Redaelli Massimo\u00a0Antonio Redaelli Marco\u00a0Domenico Santambrogio and Donatella Sciuto. 2009. Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28 5 (2009) 662\u2013675. 10.1109\/TCAD.2009.2015739","DOI":"10.1109\/TCAD.2009.2015739"},{"key":"e_1_3_3_3_8_3_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_3_3_8_3_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021739"},{"key":"e_1_3_3_3_8_3_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375296"},{"key":"e_1_3_3_3_8_3_21_2","doi-asserted-by":"publisher","unstructured":"Ashutosh Dhar Edward Richter Mang Yu Wei Zuo Xiaohao Wang Nam\u00a0Sung Kim and Deming Chen. 2022. DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for Multi-Applications on FPGAs. IEEE Trans. Comput. 71 10 (2022) 2577\u20132591. 10.1109\/TC.2021.3137785","DOI":"10.1109\/TC.2021.3137785"},{"key":"e_1_3_3_3_8_3_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_3_3_8_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"e_1_3_3_3_8_3_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00041"},{"key":"e_1_3_3_3_8_3_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"key":"e_1_3_3_3_8_3_26_2","doi-asserted-by":"publisher","unstructured":"Sang-Woo Jun Ming Liu Sungjin Lee Jamey Hicks John Ankcorn Myron King Shuotao Xu and Arvind. 2015. BlueDBM: an appliance for big data analytics. SIGARCH Comput. Archit. News 43 3S (June 2015) 1\u201313. 10.1145\/2872887.2750412","DOI":"10.1145\/2872887.2750412"},{"key":"e_1_3_3_3_8_3_27_2","first-page":"107","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Khawaja Ahmed","year":"2018","unstructured":"Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher\u00a0J. Rossbach. 2018. Sharing, Protection, and Compatibility for Reconfigurable Fabric with AmorphOS. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). USENIX Association, Carlsbad, CA, 107\u2013127. http:\/\/www.usenix.org\/conference\/osdi18\/presentation\/khawaja"},{"key":"e_1_3_3_3_8_3_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"e_1_3_3_3_8_3_29_2","first-page":"991","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs?. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 991\u20131010. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe"},{"key":"e_1_3_3_3_8_3_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"e_1_3_3_3_8_3_31_2","unstructured":"Allison Linn. [n. d.]. Real-time AI: Microsoft announces preview of Project Brainwave \u2014 blogs.microsoft.com. https:\/\/blogs.microsoft.com\/ai\/build-2018-project-brainwave\/. [Accessed 30-10-2024]."},{"key":"e_1_3_3_3_8_3_32_2","doi-asserted-by":"publisher","unstructured":"Enno L\u00fcbbers and Marco Platzner. 2009. ReconOS: Multithreaded Programming for Reconfigurable Computers. ACM Trans. Embed. Comput. Syst. 9 1 Article 8 (oct 2009) 33\u00a0pages. 10.1145\/1596532.1596540","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_3_3_8_3_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_3_3_8_3_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589095"},{"key":"e_1_3_3_3_8_3_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194644"},{"key":"e_1_3_3_3_8_3_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2018.00122"},{"key":"e_1_3_3_3_8_3_37_2","doi-asserted-by":"publisher","unstructured":"Panagiotis Miliadis Dimitris Theodoropoulos Dionisios Pnevmatikatos and Nectarios Koziris. 2024. Architectural Support for Sharing Isolating and Virtualizing FPGA Resources. ACM Trans. Archit. Code Optim. 21 2 Article 33 (may 2024) 26\u00a0pages. 10.1145\/3648475","DOI":"10.1145\/3648475"},{"key":"e_1_3_3_3_8_3_38_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-19983-7_13"},{"key":"e_1_3_3_3_8_3_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311336"},{"key":"e_1_3_3_3_8_3_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.176"},{"key":"e_1_3_3_3_8_3_41_2","doi-asserted-by":"publisher","unstructured":"Vladimir Rybalkin Jonas Ney Menbere\u00a0Kina Tekleyohannes and Norbert Wehn. 2021. When Massive GPU Parallelism Ain\u2019t Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network. ACM Trans. Reconfigurable Technol. Syst. 15 1 Article 2 (nov 2021) 35\u00a0pages. 10.1145\/3469661","DOI":"10.1145\/3469661"},{"key":"e_1_3_3_3_8_3_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_3_3_8_3_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_3_3_8_3_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344606"},{"key":"e_1_3_3_3_8_3_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032514"},{"key":"e_1_3_3_3_8_3_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375300"},{"key":"e_1_3_3_3_8_3_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_3_3_8_3_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"e_1_3_3_3_8_3_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124743"},{"key":"e_1_3_3_3_8_3_50_2","unstructured":"Yuan Zhou Udit Gupta Steve Dai Ritchie Zhao Nitish Srivastava Hanchen Jin Joseph Featherston Yi-Hsiang Lai Gai Liu Gustavo\u00a0Angarita Velasquez Wenping Wang and Zhiru Zhang. 2018. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software-Programmable FPGAs. Int\u2019l Symp. on Field-Programmable Gate Arrays (FPGA) (Feb 2018)."}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Tokyo Japan","acronym":"SIGARCH '25"},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:04:51Z","timestamp":1750503891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731094"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":49,"alternative-id":["10.1145\/3695053.3731094","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731094","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}