{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:44:33Z","timestamp":1772725473394,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T00:00:00Z","timestamp":1750377600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["233304"],"award-info":[{"award-number":["233304"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,21]]},"DOI":"10.1145\/3695053.3731117","type":"proceedings-article","created":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T16:43:11Z","timestamp":1750437791000},"page":"776-792","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["DREAM: Enabling Low-Overhead Rowhammer Mitigation via Directed Refresh Management"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9870-7703","authenticated-orcid":false,"given":"Hritvik","family":"Taneja","sequence":"first","affiliation":[{"name":"Georgia Tech, Atlanta, Georgia, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1314-9096","authenticated-orcid":false,"given":"Moin","family":"Qureshi","sequence":"additional","affiliation":[{"name":"Georgia Tech, Atlanta, Georgia, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,20]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"[n. d.]. SPEC CPU2017 Benchmark Suite. http:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Zelalem\u00a0Birhanu Aweke Salessawi\u00a0Ferede Yitbarek Rui Qiao Reetuparna Das Matthew Hicks Yossi Oren and Todd Austin. 2016. ANVIL: Software-based protection against next-generation rowhammer attacks. ACM SIGPLAN Notices 51 4 (2016) 743\u2013755.","DOI":"10.1145\/2954679.2872390"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"e_1_3_3_2_5_2","unstructured":"O\u011fuzhan Canpolat A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Ataberk Olgun \u0130smail\u00a0Emir Y\u00fcksel Yahya\u00a0Can Tu\u011frul Konstantinos Kanellopoulos O\u011fuz Ergin and Onur Mutlu. 2024. Leveraging Adversarial Detection to Enable Scalable and Low Overhead RowHammer Mitigations. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2404.13477 (2024)."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_3_2_9_2","unstructured":"Nathan Gober Gino Chacon Lei Wang Paul\u00a0V Gratz Daniel\u00a0A Jimenez Elvira Teran Seth Pugsley and Jinchun Kim. 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2210.14324 (2022)."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_3_2_12_2","first-page":"1198","volume-title":"MICRO","author":"Hassan Hasan","year":"2021","unstructured":"Hasan Hassan, Yahya\u00a0Can Tugrul, Jeremie\u00a0S Kim, Victor Van\u00a0der Veen, Kaveh Razavi, and Onur Mutlu. 2021. Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In MICRO. 1198\u20131213."},{"key":"e_1_3_3_2_13_2","volume-title":"ISCA","author":"Jaleel Aamer","year":"2024","unstructured":"Aamer Jaleel, Gururaj Saileshwar, Stephen\u00a0W Keckler, and Moinuddin Qureshi. 2024. PrIDE: Achieving Secure Rowhammer Mitigation with Low-Cost In-DRAM Trackers. In ISCA. IEEE."},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"e_1_3_3_2_15_2","unstructured":"JEDEC. April 2024. JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-updates-jesd79-5c-ddr5-sdram-standard-elevating-performance-and-security"},{"key":"e_1_3_3_2_16_2","first-page":"236","volume-title":"2023 IEEE Symposium on Security and Privacy (SP)","author":"Juffinger Jonas","year":"2022","unstructured":"Jonas Juffinger, Lukas Lamster, Andreas Kogler, Maria Eichlseder, Moritz Lipp, and Daniel Gruss. 2022. CSI: Rowhammer-Cryptographic Security and Integrity against Rowhammer. In 2023 IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 236\u2013252."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Dae-Hyun Kim Prashant\u00a0J Nair and Moinuddin\u00a0K Qureshi. 2014. Architectural support for mitigating row hammering in DRAM memories. IEEE CAL 14 1 (2014) 9\u201312.","DOI":"10.1109\/LCA.2014.2332177"},{"key":"e_1_3_3_2_19_2","first-page":"638","volume-title":"ISCA","author":"Kim Jeremie\u00a0S","year":"2020","unstructured":"Jeremie\u00a0S Kim, Minesh Patel, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu. 2020. Revisiting rowhammer: An experimental analysis of modern dram devices and mitigation techniques. In ISCA. IEEE, 638\u2013651."},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067805"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji\u00a0Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. 2014. Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. ACM SIGARCH Computer Architecture News 42 3 (2014) 361\u2013372.","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_3_2_23_2","volume-title":"USENIX Security Symposium","author":"Kogler Andreas","year":"2022","unstructured":"Andreas Kogler, Jonas Juffinger, Salman Qazi, Yoongu Kim, Moritz Lipp, Nicolas Boichat, Eric Shiu, Mattias Nissler, and Daniel Gruss. 2022. Half-Double: Hammering from the next row over. In USENIX Security Symposium."},{"key":"e_1_3_3_2_24_2","first-page":"697","volume-title":"13th USENIX - (OSDI 18)","author":"Konoth Radhesh\u00a0Krishnan","year":"2018","unstructured":"Radhesh\u00a0Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2018. ZebRAM: comprehensive and compatible software protection against rowhammer attacks. In 13th USENIX - (OSDI 18). 697\u2013710."},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Shang Li Zhiyuan Yang Dhiraj Reddy Ankur Srivastava and Bruce\u00a0L. Jacob. 2020. DRAMsim3: A Cycle-Accurate Thermal-Capable DRAM Simulator. IEEE Comput. Archit. Lett. 19 2 (2020) 110\u2013113.","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"e_1_3_3_2_29_2","unstructured":"Micron Technology Inc.2022. DDR5 SDRAM Datasheet. http s:\/\/media-www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr5\/ddr5_sdram_core.pdf"},{"key":"e_1_3_3_2_30_2","volume-title":"USENIX security","author":"Mutlu Thomas Moscibroda\u00a0Onur","year":"2007","unstructured":"Thomas Moscibroda\u00a0Onur Mutlu. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX security."},{"key":"e_1_3_3_2_31_2","volume-title":"USENIX Security","author":"Olgun Ataberk","year":"2024","unstructured":"Ataberk Olgun, Yahya\u00a0Can Tugrul, Nisa Bostanci, Ismail\u00a0Emir Yuksel, Haocong Luo, Steve Rhyner, Abdullah\u00a0Giray Yaglikci, Geraldo\u00a0F Oliveira, and Onur Mutlu. 2024. Abacus: All-bank activation counters for scalable and low overhead rowhammer mitigation. In USENIX Security."},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_3_2_33_2","first-page":"565","volume-title":"25th USENIX security symposium (USENIX security 16)","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. { DRAMA} : Exploiting { DRAM} addressing for { Cross-CPU} attacks. In 25th USENIX security symposium (USENIX security 16). 565\u2013581."},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00078"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707278"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00071"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"e_1_3_3_2_38_2","volume-title":"arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1508.03619","author":"S.\u00a0Beamer K.\u00a0Asanovic","year":"2015","unstructured":"K.\u00a0Asanovic S.\u00a0Beamer and D. Patterson. 2015. The GAP benchmark suite. In arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1508.03619."},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"crossref","unstructured":"Stefan Saroiu and Alec Wolman. 2022. How to Configure Row-Sampling-Based Rowhammer Defenses. DRAMSec2 (2022).","DOI":"10.1109\/IRPS48227.2022.9764591"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640404"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00049"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58367.2023.00022"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"e_1_3_3_2_45_2","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM rowhammer bug to gain kernel privileges. Black Hat 15 (2015) 71."},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_3_2_48_2","volume-title":"Proceedings of International Reliability Physics Symposium (IRPS)","author":"Alec\u00a0Wolman Lucian\u00a0Cojocar Stefan\u00a0Saroiu,","year":"2022","unstructured":"Lucian\u00a0Cojocar Stefan\u00a0Saroiu, Alec\u00a0Wolman. 2022. The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses. In Proceedings of International Reliability Physics Symposium (IRPS)."},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_3_2_50_2","first-page":"92","volume-title":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment","author":"Veen Victor Van\u00a0der","year":"2018","unstructured":"Victor Van\u00a0der Veen, Martina Lindorfer, Yanick Fratantonio, Harikrishnan\u00a0Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. 2018. GuardION: Practical mitigation of DMA-based rowhammer attacks on ARM. In International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment. Springer, 92\u2013113."},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070966"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"}],"event":{"name":"ISCA '25: Proceedings of the 52nd Annual International Symposium on Computer Architecture","location":"Tokyo Japan","acronym":"SIGARCH '25","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 52nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731117","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695053.3731117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:08:23Z","timestamp":1750504103000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695053.3731117"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,20]]},"references-count":53,"alternative-id":["10.1145\/3695053.3731117","10.1145\/3695053"],"URL":"https:\/\/doi.org\/10.1145\/3695053.3731117","relation":{},"subject":[],"published":{"date-parts":[[2025,6,20]]},"assertion":[{"value":"2025-06-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}