{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T09:38:12Z","timestamp":1769852292151,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"BMBF","award":["16ME0934K"],"award-info":[{"award-number":["16ME0934K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695797","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"26-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["PIMSys: A Virtual Prototype for Processing in Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-4234-6362","authenticated-orcid":false,"given":"Derek","family":"Christ","sequence":"first","affiliation":[{"name":"Fraunhofer IESE, Kaiserslautern, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2677-6475","authenticated-orcid":false,"given":"Lukas","family":"Steiner","sequence":"additional","affiliation":[{"name":"RPTU Kaiserslautern Landau, Kaiserslautern, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0036-2143","authenticated-orcid":false,"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE, Kaiserslautern, Germany and University of W\u00fcrzburg, W\u00fcrzburg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9010-086X","authenticated-orcid":false,"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"RPTU Kaiserslautern-Landau, Kaiserslautern, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Pouya Esmaili-Dokht et\u00a0al. 2024. \\(\\mathcal {O}(n)\\) Key\u2013Value Sort With Active Compute Memory. IEEE Trans. Comput. 73 5 (May 2024) 1341\u20131356. 10.1109\/TC.2024.3371773 https:\/\/dl.acm.org\/doi\/10.1109\/TC.2024.3371773","DOI":"10.1109\/TC.2024.3371773"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Tim Finkbeiner et\u00a0al. 2017. In-Memory Intelligence. IEEE Micro 37 4 (2017) 30\u201338. 10.1109\/MM.2017.3211117 https:\/\/dl.acm.org\/doi\/10.1109\/MM.2017.3211117","DOI":"10.1109\/MM.2017.3211117"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Bruno\u00a0E. Forlin et\u00a0al. 2022. Sim 2 PIM: A Complete Simulation Framework for Processing-in-Memory. Journal of Systems Architecture 128 (July 2022) 102528. 10.1016\/j.sysarc.2022.102528 https:\/\/dl.acm.org\/doi\/10.1016\/j.sysarc.2022.102528","DOI":"10.1016\/j.sysarc.2022.102528"},{"key":"e_1_3_3_1_5_2","unstructured":"Juan G\u00f3mez-Luna et\u00a0al. 2021. Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture. CoRR abs\/2105.03814 (2021). arXiv:https:\/\/arXiv.org\/abs\/2105.03814https:\/\/arxiv.org\/abs\/2105.03814"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Bongjoon Hyun et\u00a0al. 2024. Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology. arxiv:https:\/\/arXiv.org\/abs\/2308.00846\u00a0[cs]","DOI":"10.1109\/HPCA57654.2024.00029"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Taeyang Jeong et\u00a0al. 2024. PipePIM: Maximizing Computing Unit Utilization in ML-Oriented Digital PIM by Pipelining and Dual Buffering. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024) 1\u20131. 10.1109\/TCAD.2024.3410842","DOI":"10.1109\/TCAD.2024.3410842"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Yoongu Kim et\u00a0al. 2016. Ramulator: A Fast and Extensible DRAM Simulator. IEEE Computer Architecture Letters 15 1 (Jan. 2016) 45\u201349. 10.1109\/LCA.2015.2414456 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2015.2414456","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Shang Li et\u00a0al. 2020. DRAMsim3: A Cycle-Accurate Thermal-Capable DRAM Simulator. IEEE Computer Architecture Letters 19 2 (2020) 106\u2013109. 10.1109\/LCA.2020.2973991 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2020.2973991","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_1_14_2","unstructured":"Jason Lowe-Power et\u00a0al. 2020. The gem5 Simulator: Version 20.0+. arxiv:https:\/\/arXiv.org\/abs\/2007.03152\u00a0[cs.AR]"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774614"},{"key":"e_1_3_3_1_16_2","unstructured":"Netlib. 1979. BLAS (Basic Linear Algebra Subprograms). https:\/\/www.netlib.org\/blas\/."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","unstructured":"P Rosenfeld et\u00a0al. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters 10 1 (Jan. 2011) 16\u201319. 10.1109\/L-CA.2011.4 https:\/\/dl.acm.org\/doi\/10.1109\/L-CA.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_3_1_18_2","unstructured":"Rust Foundation. 2015. The Rust Programming Language. https:\/\/www.rust-lang.org\/."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","unstructured":"Daniel Sanchez et\u00a0al. 2013. ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems. ACM SIGARCH Computer Architecture News 41 3 (June 2013) 475\u2013486. 10.1145\/2508148.2485963https:\/\/dl.acm.org\/doi\/10.1145\/2508148.2485963","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474104"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_3_1_22_2","unstructured":"Vivek Seshadri et\u00a0al. 2020. In-DRAM Bulk Bitwise Execution Engine. arxiv:https:\/\/arXiv.org\/abs\/1905.09822\u00a0[cs]"},{"key":"e_1_3_3_1_23_2","unstructured":"Shin-haeng Kang et\u00a0al. 2023. PIMSimulator. https:\/\/github.com\/SAITPublic\/PIMSimulator."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60939-9_8"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","unstructured":"Lukas Steiner et\u00a0al. 2022. DRAMSys4.0: An Open-Source Simulation Framework for In-depth DRAM Analyses. International Journal of Parallel Programming 50 2 (April 2022) 217\u2013242. 10.1007\/s10766-022-00727-4 https:\/\/dl.acm.org\/doi\/10.1007\/s10766-022-00727-4","DOI":"10.1007\/s10766-022-00727-4"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","unstructured":"Harold\u00a0S. Stone. 1970. A Logic-in-Memory Computer. IEEE Trans. Comput. C-19 1 (1970) 73\u201378. 10.1109\/TC.1970.5008902 https:\/\/dl.acm.org\/doi\/10.1109\/TC.1970.5008902","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-15074-6_23"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2976763"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","unstructured":"Xinfeng Xie et\u00a0al. 2022. MPU-Sim: A Simulator for In-DRAM Near-Bank Processing Architectures. IEEE Computer Architecture Letters 21 1 (Jan. 2022) 1\u20134. 10.1109\/LCA.2021.3135557 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2021.3135557","DOI":"10.1109\/LCA.2021.3135557"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","unstructured":"Sheng Xu et\u00a0al. 2019. PIMSim: A Flexible and Detailed Processing-in-Memory Simulator. IEEE Computer Architecture Letters 18 1 (Jan. 2019) 6\u20139. 10.1109\/LCA.2018.2885752 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2018.2885752","DOI":"10.1109\/LCA.2018.2885752"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","unstructured":"Chao Yu et\u00a0al. 2021. MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator. IEEE Computer Architecture Letters 20 1 (Jan. 2021) 54\u201357. 10.1109\/LCA.2021.3061905","DOI":"10.1109\/LCA.2021.3061905"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431525"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS '24"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695797","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695797"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":32,"alternative-id":["10.1145\/3695794.3695797","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695797","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}