{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:09:17Z","timestamp":1764842957653,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695802","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"78-88","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["SMS: Solving Many-sided RowHammer"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8251-3461","authenticated-orcid":false,"given":"Samiksha","family":"Verma","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7035-7844","authenticated-orcid":false,"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3427921.3450241"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Ishwar Bhati Mu-Tien Chang Zeshan Chishti Shih-Lien Lu and Bruce Jacob. 2016. DRAM Refresh Mechanisms Penalties and Trade-Offs. IEEE Trans. Comput. 65 1 (jan 2016) 108\u2013121. 10.1109\/TC.2015.2417540 https:\/\/dl.acm.org\/doi\/10.1109\/TC.2015.2417540","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_3_1_6_2","first-page":"1001","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Ridder Finn de","year":"2021","unstructured":"Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In 30th USENIX Security Symposium (USENIX Security 21). USENIX Association, 1001\u20131018."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Pietro Frigo Emanuele Vannacci Hasan Hassan Victor van\u00a0der Veen Onur Mutlu Cristiano Giuffrida Herbert Bos and Kaveh Razavi. 2020. TRRespass: Exploiting the Many Sides of Target Row Refresh. arxiv:https:\/\/arXiv.org\/abs\/2004.01807\u00a0[cs.CR]","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_3_1_8_2","unstructured":"Nathan Gober Gino Chacon Lei Wang Paul\u00a0V. Gratz Daniel\u00a0A. Jimenez Elvira Teran Seth Pugsley and Jinchun Kim. 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arxiv:https:\/\/arXiv.org\/abs\/2210.14324\u00a0[cs.AR]"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Dae-Hyun Kim Prashant\u00a0J. Nair and Moinuddin\u00a0K. Qureshi. 2015. Architectural Support for Mitigating Row Hammering in DRAM Memories. IEEE CAL 14 1 (2015) 9\u201312. 10.1109\/LCA.2014.2332177 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2014.2332177","DOI":"10.1109\/LCA.2014.2332177"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji\u00a0Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. 2014. Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors. SIGARCH Comput. Archit. News 42 3 (jun 2014) 361\u2013372.","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_3_1_15_2","first-page":"3807","volume-title":"USENIX Security 22","author":"Kogler Andreas","year":"2022","unstructured":"Andreas Kogler, Jonas Juffinger, Salman Qazi, Yoongu Kim, Moritz Lipp, Nicolas Boichat, Eric Shiu, Mattias Nissler, and Daniel Gruss. 2022. Half-Double: Hammering From the Next Row Over. In USENIX Security 22. USENIX Association, 3807\u20133824."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Shang Li Zhiyuan Yang Dhiraj Reddy Ankur Srivastava and Bruce Jacob. 2020. DRAMsim3: A Cycle-Accurate Thermal-Capable DRAM Simulator. IEEE Computer Architecture Letters 19 2 (2020) 106\u2013109. 10.1109\/LCA.2020.2973991 https:\/\/dl.acm.org\/doi\/10.1109\/LCA.2020.2973991","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","unstructured":"J. Misra and David Gries. 1982. Finding repeated elements. Science of Computer Programming 2 2 (1982) 143\u2013152. 10.1016\/0167-6423(82)90012-0","DOI":"10.1016\/0167-6423(82)90012-0"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Yeonhong Park Woosuk Kwon Eojin Lee Tae\u00a0Jun Ham Jung\u00a0Ho Ahn and Jae Lee. 2020. Graphene: Strong yet Lightweight Row Hammer Protection. 1\u201313. 10.1109\/MICRO50266.2020.00014","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_3_1_22_2","series-title":"(ISCA \u201922)","first-page":"699","volume-title":"ISCA","author":"Qureshi Moinuddin","year":"2022","unstructured":"Moinuddin Qureshi, Aditya Rohan, Gururaj Saileshwar, and Prashant\u00a0J. Nair. 2022. Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking. In ISCA (New York, New York) (ISCA \u201922). ACM, New York, NY, USA, 699\u2013710."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_3_1_27_2","unstructured":"\u00a7 TanjBennett Stefan Saroiu Alec Wolman Lucian\u00a0Cojocar Microsoft and Avant-Gray Llc. 2021. Panopticon: A Complete In-DRAM Rowhammer Mitigation. https:\/\/api.semanticscholar.org\/CorpusID:235420813"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3565053.3565060"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"crossref","unstructured":"Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa O\u011fuz Ergin and Onur Mutlu. 2022. HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips. arxiv:https:\/\/arXiv.org\/abs\/2209.10198\u00a0[cs.AR]","DOI":"10.1109\/MICRO56248.2022.00062"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Zhi Zhang Yueqiang Cheng Dongxi Liu Surya Nepal Zhi Wang and Yuval Yarom. 2020. PThammer: Cross-User-Kernel-Boundary Rowhammer through Implicit Accesses.","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"e_1_3_3_1_33_2","first-page":"399","volume-title":"USENIX ATC 22","author":"Zhang Zhi","year":"2022","unstructured":"Zhi Zhang, Yueqiang Cheng, Minghua Wang, Wei He, Wenhao Wang, Surya Nepal, Yansong Gao, Kang Li, Zhe Wang, and Chenggang Wu. 2022. SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh. In USENIX ATC 22. USENIX Association, Carlsbad, CA, 399\u2013414. https:\/\/www.usenix.org\/conference\/atc22\/presentation\/zhang-zhi"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","acronym":"MEMSYS '24","location":"Washington DC USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":32,"alternative-id":["10.1145\/3695794.3695802","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695802","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}