{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T03:38:26Z","timestamp":1764733106518,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Qualcomm Incorporated","award":["2022 Qualcomm Faculty Award"],"award-info":[{"award-number":["2022 Qualcomm Faculty Award"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695803","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"89-103","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["PROLONG: Priority based Write Bypassing Technique for Longer Lifetime in STT-RAM based LLC"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7182-7569","authenticated-orcid":false,"given":"Prabuddha","family":"Sinha","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Ropar, Ropar, India"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1740-565X","authenticated-orcid":false,"given":"Krishna Pratik","family":"BV","sequence":"additional","affiliation":[{"name":"RV College of Engineering Bangalore, Bangalore, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9232-4306","authenticated-orcid":false,"given":"Shirshendu","family":"Das","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Hyderabad, Hyderabad, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6596-2292","authenticated-orcid":false,"given":"Venkata Kalyan","family":"Tavva","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Ropar, Ropar, India"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_3_2_2_2","DOI":"10.1109\/VLSI-SoC.2017.8203453"},{"doi-asserted-by":"publisher","unstructured":"Sukarn Agarwal and Hemangee\u00a0K. Kapoor. 2019. Improving the Lifetime of Non-Volatile Cache by Write Restriction. IEEE Trans. Comput. 68 9 (2019) 1297\u20131312. 10.1109\/TC.2019.2892424 https:\/\/dl.acm.org\/doi\/10.1109\/TC.2019.2892424","key":"e_1_3_3_2_3_2","DOI":"10.1109\/TC.2019.2892424"},{"doi-asserted-by":"publisher","unstructured":"Aritra Bagchi Dharamjeet Ohm Rishabh Manan Suri and Preeti\u00a0Ranjan Panda. 2024. POEM: Performance Optimization and Endurance Management for Non-volatile Caches. ACM Trans. Des. Autom. Electron. Syst. (mar 2024). 10.1145\/3653452https:\/\/dl.acm.org\/doi\/10.1145\/3653452Just Accepted.","key":"e_1_3_3_2_4_2","DOI":"10.1145\/3653452"},{"unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arxiv:https:\/\/arXiv.org\/abs\/1508.03619\u00a0[cs.DC]","key":"e_1_3_3_2_5_2"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_6_2","DOI":"10.1007\/11859802_6"},{"unstructured":"Nathan Gober Gino Chacon Lei Wang Paul\u00a0V. Gratz Daniel\u00a0A. Jimenez Elvira Teran Seth Pugsley and Jinchun Kim. 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arxiv:https:\/\/arXiv.org\/abs\/2210.14324\u00a0[cs.AR]","key":"e_1_3_3_2_7_2"},{"doi-asserted-by":"publisher","unstructured":"John\u00a0L. Henning. 2006. SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News 34 4 (sep 2006) 1\u201317. 10.1145\/1186736.1186737https:\/\/dl.acm.org\/doi\/10.1145\/1186736.1186737","key":"e_1_3_3_2_8_2","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_9_2","DOI":"10.1145\/2228360.2228406"},{"doi-asserted-by":"publisher","unstructured":"Mohammad\u00a0Reza Jokar Mohammad Arjomand and Hamid Sarbazi-Azad. 2016. Sequoia: A High-Endurance NVM-Based Cache Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 3 (2016) 954\u2013967. 10.1109\/TVLSI.2015.2420954 https:\/\/dl.acm.org\/doi\/10.1109\/TVLSI.2015.2420954","key":"e_1_3_3_2_10_2","DOI":"10.1109\/TVLSI.2015.2420954"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_11_2","DOI":"10.1109\/DATE.2010.5457221"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_12_2","DOI":"10.1109\/MICRO.2010.24"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_13_2","DOI":"10.1145\/2811411.2811512"},{"key":"e_1_3_3_2_14_2","first-page":"52","volume-title":"2011 Symposium on VLSI Technology - Digest of Technical Papers","author":"Kim Young-Bae","year":"2011","unstructured":"Young-Bae Kim, Seung\u00a0Ryul Lee, Dongsoo Lee, Chang\u00a0Bum Lee, Man Chang, Ji\u00a0Hyun Hur, Myoung-Jae Lee, Gyeong-Su Park, Chang\u00a0Jung Kim, U-In Chung, In-Kyeong Yoo, and Kinam Kim. 2011. Bi-layered RRAM with unlimited endurance and extremely uniform switching. In 2011 Symposium on VLSI Technology - Digest of Technical Papers. 52\u201353."},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_15_2","DOI":"10.1109\/ISCA.2018.00035"},{"doi-asserted-by":"publisher","unstructured":"Kyle Kuan and Tosiron Adegbija. 2019. HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems. IEEE Trans. Comput. 68 11 (nov 2019) 1623\u20131634. 10.1109\/TC.2019.2918153 https:\/\/dl.acm.org\/doi\/10.1109\/TC.2019.2918153","key":"e_1_3_3_2_16_2","DOI":"10.1109\/TC.2019.2918153"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_17_2","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"doi-asserted-by":"publisher","unstructured":"Ing-Chao Lin and Jeng-Nian Chiou. 2015. High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 10 (2015) 2149\u20132161. 10.1109\/TVLSI.2014.2361150 https:\/\/dl.acm.org\/doi\/10.1109\/TVLSI.2014.2361150","key":"e_1_3_3_2_18_2","DOI":"10.1109\/TVLSI.2014.2361150"},{"unstructured":"Sparsh Mittal. 2013. Using Cache-coloring to Mitigate Inter-set Write Variation in Non-volatile Caches. arxiv:https:\/\/arXiv.org\/abs\/1310.8494\u00a0[cs.AR]","key":"e_1_3_3_2_19_2"},{"key":"e_1_3_3_2_20_2","volume-title":"2nd Workshop on Interactions of NVM\/Flash with Operating Systems and Workloads (INFLOW 14)","author":"Mittal Sparsh","year":"2014","unstructured":"Sparsh Mittal and Jeffrey\u00a0S. Vetter. 2014. EqualChance: Addressing Intra-set Write Variation to Increase Lifetime of Non-volatile Caches. In 2nd Workshop on Interactions of NVM\/Flash with Operating Systems and Workloads (INFLOW 14). USENIX Association, Broomfield, CO. https:\/\/www.usenix.org\/conference\/inflow14\/workshop-program\/presentation\/mittal"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_21_2","DOI":"10.1109\/MASCOTS.2015.29"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_22_2","DOI":"10.1109\/ISVLSI.2014.69"},{"doi-asserted-by":"publisher","unstructured":"Sparsh Mittal Jeffrey\u00a0S. Vetter and Dong Li. 2015. A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches. IEEE Transactions on Parallel and Distributed Systems 26 6 (2015) 1524\u20131537. 10.1109\/TPDS.2014.2324563 https:\/\/dl.acm.org\/doi\/10.1109\/TPDS.2014.2324563","key":"e_1_3_3_2_23_2","DOI":"10.1109\/TPDS.2014.2324563"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_24_2","DOI":"10.1109\/MICRO.2007.33"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_25_2","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_26_2","DOI":"10.1145\/3357526.3357538"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_27_2","DOI":"10.7873\/DATE.2013.179"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_28_2","DOI":"10.1109\/HPCA.2013.6522322"},{"doi-asserted-by":"publisher","unstructured":"Shuai Wang Guangshan Duan Yupeng Li and Qianhao Dong. 2017. Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime. ACM Trans. Des. Autom. Electron. Syst. 23 1 Article 4 (aug 2017) 18\u00a0pages. 10.1145\/3084690https:\/\/dl.acm.org\/doi\/10.1145\/3084690","key":"e_1_3_3_2_29_2","DOI":"10.1145\/3084690"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_30_2","DOI":"10.1109\/HPCA.2014.6835933"},{"unstructured":"H.-S.\u00a0P. Wong C. Ahn M. Beauchamp J. Cao H.-Y. Chen W.\u00a0C. Chen S.\u00a0B. Eryilmaz S.\u00a0W. Fong W. Hwang J.\u00a0A. Incorvia R. Islam Z. Jiang H. Li S. Liu C. Neumann K. Okabe S. Qin Y.\u00a0C. Shen M. Shi J. Sohn M. Tung W. Wan X. Wu Y. Wu S. Yu Z. Yu and X. Zheng. Accessed June 6 2022. Stanford Memory Trends. https:\/\/nano.stanford.edu\/stanford-memory-trends.","key":"e_1_3_3_2_31_2"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_32_2","DOI":"10.1145\/1555754.1555761"},{"doi-asserted-by":"publisher","unstructured":"Xiaoxia Wu Jian Li Lixin Zhang Evan Speight Ram Rajamony and Yuan Xie. 2009. Hybrid cache architecture with disparate memory technologies. SIGARCH Comput. Archit. News 37 3 (jun 2009) 34\u201345. 10.1145\/1555815.1555761https:\/\/dl.acm.org\/doi\/10.1145\/1555815.1555761","key":"e_1_3_3_2_33_2","DOI":"10.1145\/1555815.1555761"},{"doi-asserted-by":"publisher","key":"e_1_3_3_2_34_2","DOI":"10.1145\/2627369.2627611"},{"doi-asserted-by":"publisher","unstructured":"Lijie Zhang Yen-Ya Hsu Frederick\u00a0T Chen Heng-Yuan Lee Yu-Sheng Chen Wei-Su Chen Pei-Yi Gu Wen-Hsing Liu Shun-Min Wang Chen-Han Tsai Ru Huang and Ming-Jinn Tsai. 2011. Experimental investigation of the reliability issue of RRAM based on high resistance state conduction. Nanotechnology 22 25 (may 2011) 254016. 10.1088\/0957-4484\/22\/25\/254016","key":"e_1_3_3_2_35_2","DOI":"10.1088\/0957-4484\/22\/25\/254016"}],"event":{"acronym":"MEMSYS '24","name":"MEMSYS '24: The International Symposium on Memory Systems","location":"Washington DC USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":34,"alternative-id":["10.1145\/3695794.3695803","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695803","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}