{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T09:42:14Z","timestamp":1769852534508,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["SHF-2217395, and CCF-2114319, and CNS-1909099"],"award-info":[{"award-number":["SHF-2217395, and CCF-2114319, and CNS-1909099"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695806","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"129-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Measuring Data Access Latency in Large CPU Caches"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-4333-7858","authenticated-orcid":false,"given":"Shaotong","family":"Sun","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6718-7787","authenticated-orcid":false,"given":"Yifan","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9246-1624","authenticated-orcid":false,"given":"Xingzhi","family":"Ye","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4968-6659","authenticated-orcid":false,"given":"Chen","family":"Ding","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2007. sparsehash. https:\/\/github.com\/sparsehash\/sparsehash."},{"key":"e_1_3_3_2_3_2","unstructured":"2015. Triangular numbers mod 2n. https:\/\/fgiesen.wordpress.com\/2015\/02\/22\/triangular-numbers-mod-2n\/"},{"key":"e_1_3_3_2_4_2","unstructured":"2021. Microbenchmarks. https:\/\/github.com\/clamchowder\/Microbenchmarks."},{"key":"e_1_3_3_2_5_2","unstructured":"2022. core-to-core-latency. https:\/\/github.com\/nviennot\/core-to-core-latency."},{"key":"e_1_3_3_2_6_2","unstructured":"2024. multichase. https:\/\/github.com\/google\/multichase."},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"},{"key":"e_1_3_3_2_8_2","unstructured":"Sam Benzaquen Alkis Evlogimenos Matt Kulukundis and Roman Perepelitsa. [n. d.]. Swiss Tables Design Notes. https:\/\/abseil.io\/about\/design\/swisstables"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/1153925.1154584"},{"key":"e_1_3_3_2_10_2","volume-title":"Introduction to Algorithms","author":"Cormen Thomas\u00a0H","year":"2022","unstructured":"Thomas\u00a0H Cormen, Charles\u00a0E Leiserson, Ronald\u00a0L Rivest, and Clifford Stein. 2022. Introduction to Algorithms. MIT press."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","unstructured":"Jack\u00a0J. Dongarra. 2022. The evolution of mathematical software. Commun. ACM 65 12 (2022) 66\u201372. 10.1145\/3554977https:\/\/dl.acm.org\/doi\/10.1145\/3554977","DOI":"10.1145\/3554977"},{"key":"e_1_3_3_2_12_2","unstructured":"Pouya Esmaili-Dokht Francesco Sgherzi Valeria\u00a0Soldera Girelli Isaac Boixaderas Mariana Carmin Alireza Monemi Adria Armejach Estanislao Mercadal German Llort Petar Radojkovic Miquel Moreto Judit Gimenez Xavier Martorell Eduard Ayguade Jesus Labarta Emanuele Confalonieri Rishabh Dubey and Jason Adlard. 2024. A Mess of Memory System Benchmarking Simulation and Application Profiling. arxiv:https:\/\/arXiv.org\/abs\/2405.10170\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2405.10170"},{"key":"e_1_3_3_2_13_2","unstructured":"Linux Foundation. [n. d.]. Linux Preemption Models Wiki. https:\/\/wiki.linuxfoundation.org\/realtime\/documentation\/technical_basics\/preemption_models Accessed on Mar\/22\/2024."},{"key":"e_1_3_3_2_14_2","volume-title":"STREAM: Sustainable Memory Bandwidth in High Performance Computers","author":"McCalpin John\u00a0D.","year":"1991","unstructured":"John\u00a0D. McCalpin. 1991-2007. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Technical Report. University of Virginia, Charlottesville, Virginia. http:\/\/www.cs.virginia.edu\/stream\/ A continually updated technical report. http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_3_2_15_2","unstructured":"John\u00a0D. McCalpin. 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter (Dec. 1995) 19\u201325."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","unstructured":"J. Reineke D. Grund C. Berg and R. Wilhelm. 2007. Timing predictability of cache replacement policies. Real-Time Systems 37 2 (November 2007) 99\u2013122. 10.1007\/s11241-007-9032-3 https:\/\/dl.acm.org\/doi\/10.1007\/s11241-007-9032-3","DOI":"10.1007\/s11241-007-9032-3"},{"key":"e_1_3_3_2_17_2","unstructured":"Vish Viswanathan Karthik Kumar Thomas Willhalm Sri Sakthivelu and Sharanyan Srikanthan. [n. d.]. Intel\u00ae memory latency Checker v3.11. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Richard West Puneet Zaroo Carl\u00a0A. Waldspurger and Xiao Zhang. 2010. Online cache modeling for commodity multicore processors. Operating Systems Review 44 4 (2010) 19\u201329.","DOI":"10.1145\/1899928.1899931"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Wm.\u00a0A. Wulf and Sally\u00a0A. McKee. 1995. Hitting the memory wall: implications of the obvious. SIGARCH Comput. Archit. News 23 1 (mar 1995) 20\u201324. 10.1145\/216585.216588https:\/\/dl.acm.org\/doi\/10.1145\/216585.216588","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","unstructured":"Chencheng Ye Chen Ding Hao Luo Jacob Brock Dong Chen and Hai Jin. 2017. Cache Exclusivity and Sharing: Theory and Optimization. ACM Transactions on Architecture and Code Optimization 14 4 34:1\u201334:26. 10.1145\/3134437https:\/\/dl.acm.org\/doi\/10.1145\/3134437","DOI":"10.1145\/3134437"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS '24"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695806","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695806","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695806"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":19,"alternative-id":["10.1145\/3695794.3695806","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695806","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}