{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:04:11Z","timestamp":1750309451467,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"PRISM, DARPA SRC"},{"name":"U.S. DOE Office of Science, Office of Advanced Scientific Computing Research","award":["76125"],"award-info":[{"award-number":["76125"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695812","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"192-197","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Using Isoefficiency as a Metric to Assess Disaggregated Memory Systems for High Performance Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5273-1110","authenticated-orcid":false,"given":"Anusha","family":"Devulapally","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2323-4753","authenticated-orcid":false,"given":"Mahantesh","family":"Halappanavar","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4840-4368","authenticated-orcid":false,"given":"Amit","family":"Puri","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, Assam, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4313-1882","authenticated-orcid":false,"given":"Andres","family":"Marquez","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Marcos\u00a0K. Aguilera Emmanuel Amaro Nadav Amit Erika Hunhoff Anil Yelam and Gerd Zellweger. 2023. Memory disaggregation: why now and what are the challenges. SIGOPS Oper. Syst. Rev. 57 1 (jun 2023) 38\u201346. 10.1145\/3606557.3606563https:\/\/dl.acm.org\/doi\/10.1145\/3606557.3606563","DOI":"10.1145\/3606557.3606563"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Jose\u00a0L Bosque Oscar\u00a0D Robles Pablo Toharia and Luis Pastor. 2013. Analyzing scalability of parallel systems with unbalanced workload. The Journal of Supercomputing 64 (2013) 110\u2013119.","DOI":"10.1007\/s11227-012-0765-y"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Richard\u00a0A. Brualdi and Dragos\u00a0M. Cvetkovic. 2008. A Combinatorial Approach to Matrix Theory and Its Applications. https:\/\/api.semanticscholar.org\/CorpusID:119079649","DOI":"10.1201\/9781420082241"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"\u00dcmit\u00a0V \u00c7ataly\u00fcrek John Feo Assefaw\u00a0H Gebremedhin Mahantesh Halappanavar and Alex Pothen. 2012. Graph coloring algorithms for multi-core and massively multithreaded architectures. Parallel Comput. 38 10-11 (2012) 576\u2013594.","DOI":"10.1016\/j.parco.2012.07.001"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"e_1_3_3_1_7_2","unstructured":"CXL Consortium. [n. d.]. CXL Specification."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Debendra Das\u00a0Sharma Robert Blankenship and Daniel Berger. 2024. An Introduction to the Compute Express Link (CXL) Interconnect. ACM Comput. Surv. (jun 2024). 10.1145\/3669900https:\/\/dl.acm.org\/doi\/10.1145\/3669900Just Accepted.","DOI":"10.1145\/3669900"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/RESDIS56595.2022.00006"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Mohammad Ewais and Paul Chow. 2023. Disaggregated Memory in the Datacenter: A Survey. IEEE Access 11 (2023) 20688\u201320712. 10.1109\/ACCESS.2023.3250407","DOI":"10.1109\/ACCESS.2023.3250407"},{"key":"e_1_3_3_1_11_2","first-page":"01","volume-title":"SC21: International Conference for High Performance Computing, Networking, Storage and Analysis","author":"Ghosh Sayan","year":"2021","unstructured":"Sayan Ghosh, Nathan\u00a0R. Tallent, Marco Minutoli, Mahantesh Halappanavar, Ramesh Peri, and Ananth Kalyanaraman. 2021. Single-Node Partitioned-Memory for Huge Graph Analytics: Cost and Performance Trade-Offs. In SC21: International Conference for High Performance Computing, Networking, Storage and Analysis. 01\u201316."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Donghyun Gouk Miryeong Kwon Hanyeoreum Bae Sangwon Lee and Myoungsoo Jung. 2023. Memory Pooling With CXL. IEEE Micro 43 2 (2023) 48\u201357. 10.1109\/MM.2023.3237491 https:\/\/dl.acm.org\/doi\/10.1109\/MM.2023.3237491","DOI":"10.1109\/MM.2023.3237491"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Ananth\u00a0Y Grama Anshul Gupta and Vipin Kumar. 1993. Isoefficiency: Measuring the scalability of parallel algorithms and architectures. IEEE Parallel & Distributed Technology: Systems & Applications 1 3 (1993) 12\u201321.","DOI":"10.1109\/88.242438"},{"key":"e_1_3_3_1_14_2","volume-title":"The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling","author":"Jain Raj","year":"1991","unstructured":"Raj Jain. 1991. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling. Wiley. 720 pages."},{"key":"e_1_3_3_1_15_2","unstructured":"Alberto Lerner and Gustavo Alonso. 2024. CXL and the Return of Scale-Up Database Engines. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2401.01150 (2024)."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3615979.3656059"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Paul Rosenfeld Elliott Cooper-Balis and Bruce Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters 10 1 (2011) 16\u201319. 10.1109\/L-CA.2011.4 https:\/\/dl.acm.org\/doi\/10.1109\/L-CA.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"David Sanchez Oswaldo Solarte Victor Bucheli and Hugo Ordonez. 2018. Evaluating the scalability of big data frameworks. Scalable Computing: Practice and Experience 19 3 (2018) 301\u2013307.","DOI":"10.12694\/scpe.v19i3.1402"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Roy Schwartz Jesse Dodge Noah\u00a0A. Smith and Oren Etzioni. 2020. Green AI. Commun. ACM 63 12 (nov 2020) 54\u201363. 10.1145\/3381831https:\/\/dl.acm.org\/doi\/10.1145\/3381831","DOI":"10.1145\/3381831"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Zhonghua Wang Yixing Guo Kai Lu Jiguang Wan Daohui Wang Ting Yao and Huatao Wu. 2024. Rcmp: Reconstructing RDMA-Based Memory Disaggregation via CXL. ACM Transactions on Architecture and Code Optimization 21 1 (2024) 1\u201326.","DOI":"10.1145\/3634916"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","unstructured":"Samuel Williams Andrew Waterman and David Patterson. 2009. Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52 4 (apr 2009) 65\u201376. 10.1145\/1498765.1498785https:\/\/dl.acm.org\/doi\/10.1145\/1498765.1498785","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS53621.2022.00017"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","acronym":"MEMSYS '24","location":"Washington DC USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695812","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695812"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":23,"alternative-id":["10.1145\/3695794.3695812","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695812","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}