{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:28:32Z","timestamp":1750505312253,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NNSA","award":["9233218CNA000001"],"award-info":[{"award-number":["9233218CNA000001"]}]},{"name":"National Technology & Engineering Solutions of Sandia, LLC","award":["DE-NA000352"],"award-info":[{"award-number":["DE-NA000352"]}]},{"name":"GT CRNCH Rogues Gallery"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695816","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"219-234","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Workflow for the Synthesis of Irregular Memory Access Microbenchmarks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4357-055X","authenticated-orcid":false,"given":"Kevin","family":"Sheridan","sequence":"first","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7021-3077","authenticated-orcid":false,"given":"Jered","family":"Dominguez-Trujillo","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6297-2145","authenticated-orcid":false,"given":"Galen","family":"Shipman","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0333-6189","authenticated-orcid":false,"given":"Patrick","family":"Lavin","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0815-7674","authenticated-orcid":false,"given":"Christopher","family":"Scott","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9034-6539","authenticated-orcid":false,"given":"Agustin","family":"Vaca Valverde","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2178-138X","authenticated-orcid":false,"given":"Richard","family":"Vuduc","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9841-4057","authenticated-orcid":false,"given":"Jeffrey","family":"Young","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357574"},{"key":"e_1_3_3_1_3_2","unstructured":"Daniel\u00a0Macgee Alex\u00a0Long Kelly\u00a0Thompson. [n. d.]. Github Site - Branson. https:\/\/github.com\/lanl\/branson. Accessed: 2024-06-24."},{"key":"e_1_3_3_1_4_2","volume-title":"LLNL Monte Carlo transport research efforts for advanced computing architectures","author":"Brantley Patrick\u00a0S","year":"2017","unstructured":"Patrick\u00a0S Brantley, Ryan\u00a0C Bleile, Shawn\u00a0A Dawson, NA Gentile, M\u00a0Scott McKinley, Matthew\u00a0J O\u2019Brien, Michael\u00a0M Pozulp, David\u00a0F Richards, David\u00a0E Stevens, Jonathan\u00a0A Walsh, et\u00a0al. 2017. LLNL Monte Carlo transport research efforts for advanced computing architectures. Technical Report. Lawrence Livermore National Lab.(LLNL), Livermore, CA (United States)."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Wendy\u00a0K. Caldwell Abigail Hunter Catherine\u00a0S. Plesko and Stephen Wirkus. 2019. Verification and Validation of the FLAG Hydrocode for Impact Cratering Simulations. Journal of Verification Validation and Uncertainty Quantification 3 3 (2 2019). 10.1115\/1.4042516","DOI":"10.1115\/1.4042516"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Tom Deakin James Price Matt Martineau and Simon McIntosh-Smith. 2018. Evaluating attainable memory bandwidth of parallel programming models via BabelStream. International Journal of Computational Science and Engineering 17 3 (2018) 247\u2013262.","DOI":"10.1504\/IJCSE.2018.095847"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Michael Gittings Robert Weaver Michael Clover Thomas Betlach Nelson Byrne Robert Coker Edward Dendy Robert Hueckstaedt Kim New W\u00a0Rob Oakes et\u00a0al. 2008. The RAGE radiation-hydrodynamic code. Computational Science & Discovery 1 1 (2008) 015005.","DOI":"10.1088\/1749-4699\/1\/1\/015005"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.2172\/1179412"},{"key":"e_1_3_3_1_10_2","unstructured":"Intel. 2020. GTPin - A Dynamic Binary Instrumentation Framework. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/gtpin.html."},{"key":"e_1_3_3_1_11_2","unstructured":"Galen\u00a0Shipman Jered Dominguez-Trujillo. [n. d.]. Github Site - LANL Spatter Site. https:\/\/github.com\/lanl\/spatter. Accessed: 2023-05-28."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306801"},{"key":"e_1_3_3_1_13_2","unstructured":"Agustin Vaca\u00a0Valverde Kevin\u00a0Sheridan Christopher\u00a0Scott. [n. d.]. Github Site - GS patterns. https:\/\/github.com\/lanl\/gs_patterns. Accessed: 2023-05-28."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422794"},{"key":"e_1_3_3_1_15_2","unstructured":"John\u00a0D McCalpin. 1995. Stream benchmark. Link: www. cs. virginia. edu\/stream\/ref. html# what 22 7 (1995)."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Zachary\u00a0James Medin. 2022. xRAGE: A Brief Overview. (November 2022). 10.2172\/1900431","DOI":"10.2172\/1900431"},{"key":"e_1_3_3_1_17_2","volume-title":"Unstructured-Mesh Deterministic Radiation Transport. Single Physics Package Code.","author":"Nowak P","year":"2013","unstructured":"P Nowak. 2013. Unstructured-Mesh Deterministic Radiation Transport. Single Physics Package Code.Technical Report. Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.2172\/1761952"},{"key":"e_1_3_3_1_19_2","unstructured":"Jeffrey\u00a0Young Patrick\u00a0Lavin Agustin Vaca\u00a0Valverde. [n. d.]. Github Site - Spatter Patterns. https:\/\/github.com\/hpcgarage\/spatter-patterns. Accessed: 2024-06-21."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCHPC56545.2022.00009"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Galen\u00a0M. Shipman Sriram Swaminarayan Gary\u00a0Alan Grider James\u00a0Westley Lujan and Robert\u00a0Joseph Zerr. 2022. Early Performance Results on 4th Gen Intel(R) Xeon (R) Scalable Processors with DDR and Intel(R) Xeon(R) processors codenamed Sapphire Rapids with HBM. (11 2022). 10.2172\/1898330","DOI":"10.2172\/1898330"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00011"},{"key":"e_1_3_3_1_23_2","unstructured":"Various. [n. d.]. DyninstAPI: Tools for binary instrumentation analysis and modification. https:\/\/github.com\/dyninst\/dyninst\/. Accessed: 2024-08-25."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358307"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","acronym":"MEMSYS '24","location":"Washington DC USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695816","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695816","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695816"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":23,"alternative-id":["10.1145\/3695794.3695816","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695816","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}