{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T04:08:12Z","timestamp":1769832492909,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T00:00:00Z","timestamp":1727654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2217395, CCF-2114285, CCF-2114319, and CNS-1909099"],"award-info":[{"award-number":["CCF-2217395, CCF-2114285, CCF-2114319, and CNS-1909099"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,30]]},"DOI":"10.1145\/3695794.3695821","type":"proceedings-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T04:06:53Z","timestamp":1733976413000},"page":"140-156","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Implementation of a Two-Level Programmable Cache Emulation and Test System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2214-9129","authenticated-orcid":false,"given":"Marcus","family":"Figorito","sequence":"first","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8085-6102","authenticated-orcid":false,"given":"Vincent","family":"Michelini","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1633-397X","authenticated-orcid":false,"given":"Benjamin","family":"Reber","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7063-9009","authenticated-orcid":false,"given":"Alexander","family":"Kneipp","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8105-1851","authenticated-orcid":false,"given":"Matthew","family":"Gould","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4968-6659","authenticated-orcid":false,"given":"Chen","family":"Ding","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2100-1517","authenticated-orcid":false,"given":"Linlin","family":"Chen","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5671-9061","authenticated-orcid":false,"given":"Dorin","family":"Patru","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,12,11]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192402"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Chen Ding Dong Chen Fangzhou Liu Benjamin Reber and Wesley Smith. 2022. CARL: Compiler Assigned Reference Leasing. ACM Transactions on Architecture and Code Optimization 19 1 (2022) 15:1\u201315:28.","DOI":"10.1145\/3498730"},{"key":"e_1_3_3_1_5_2","unstructured":"RISC-V International. 2024. The RISC-V Instruction Set Manual Volume 2: Privileged Architecture."},{"key":"e_1_3_3_1_6_2","unstructured":"Louis-No\u00ebl Pouchet. [n. d.]. PolyBench\/C 4.0. http:\/\/polybench.sourceforge.net."},{"key":"e_1_3_3_1_7_2","unstructured":"Ian Prechtl Chen Ding and Dorin Patru. 2020. Design and Evaluation of a Fixed-size Programmable Working-set Cache on FPGAs. preprint online at https:\/\/dx.doi.org\/10.13140\/RG.2.2.24423.60320."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422800"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Benjamin Reber Matthew Gould Alexander\u00a0H. Kneipp Fangzhou Liu Ian Prechtl Chen Ding Linlin Chen and Dorin Patru. 2023. Cache Programming for Scientific Loops Using Leases. ACM Transactions on Architecture and Code Optimization 20 3 Article 39 (jul 2023) 25\u00a0pages.","DOI":"10.1145\/3600090"}],"event":{"name":"MEMSYS '24: The International Symposium on Memory Systems","location":"Washington DC USA","acronym":"MEMSYS '24"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695821","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695821","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3695794.3695821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:06Z","timestamp":1750295406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3695794.3695821"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,30]]},"references-count":8,"alternative-id":["10.1145\/3695794.3695821","10.1145\/3695794"],"URL":"https:\/\/doi.org\/10.1145\/3695794.3695821","relation":{},"subject":[],"published":{"date-parts":[[2024,9,30]]},"assertion":[{"value":"2024-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}