{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:04:13Z","timestamp":1750309453441,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T00:00:00Z","timestamp":1730851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Agence Nationale de la Recherche","award":["ANR-22-CE25-0011"],"award-info":[{"award-number":["ANR-22-CE25-0011"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,11,6]]},"DOI":"10.1145\/3696355.3696360","type":"proceedings-article","created":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T11:55:46Z","timestamp":1735905346000},"page":"117-141","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Marmot: Extraction of Fine-Grain Memory Access Profiles for real-time software"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7599-1562","authenticated-orcid":false,"given":"Hector","family":"Chabot","sequence":"first","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA, Rennes, FR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9310-9651","authenticated-orcid":false,"given":"Isabelle","family":"Puaut","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Rennes, Rennes, FR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1411-1030","authenticated-orcid":false,"given":"Thomas","family":"Carle","sequence":"additional","affiliation":[{"name":"IRIT - University of Toulouse, Toulouse, FR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9298-5235","authenticated-orcid":false,"given":"Hugues","family":"Cass\u00e9","sequence":"additional","affiliation":[{"name":"IRIT - University of Toulouse, Toulouse, FR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,1,3]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61739-6_33"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","unstructured":"Jatin Arora Cl\u00e1udio Maia Syed\u00a0Aftab Rashid Geoffrey Nelissen and Eduardo Tovar. 2022. Bus-contention aware WCRT analysis for the 3-phase task model considering a work-conserving bus arbitration scheme. J. Syst. Archit. 122 (2022) 102345. 10.1016\/J.SYSARC.2021.102345 https:\/\/dl.acm.org\/doi\/10.1016\/J.SYSARC.2021.102345","DOI":"10.1016\/J.SYSARC.2021.102345"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16256-5_6"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.5555\/2051749"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-81682-7_2"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Siddhartha Chatterjee Erin Parker Philip\u00a0J Hanlon and Alvin\u00a0R Lebeck. 2001. Exact analysis of the cache behavior of nested loops. ACM SIGPLAN Notices 36 5 (2001) 286\u2013297.","DOI":"10.1145\/381694.378859"},{"key":"e_1_3_3_2_8_2","volume-title":"WCET 2022-20th International Workshop on Worst-Case Execution Time Analysis","author":"Degioanni Th\u00e9o","year":"2022","unstructured":"Th\u00e9o Degioanni and Isabelle Puaut. 2022. StAMP: Static Analysis of Memory access Profiles for real-time tasks. In WCET 2022-20th International Workshop on Worst-Case Execution Time Analysis."},{"key":"e_1_3_3_2_9_2","first-page":"330","volume-title":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Dinechin Maximilien Dupont\u00a0de","year":"2020","unstructured":"Maximilien Dupont\u00a0de Dinechin, Matheus Schuh, Matthieu Moy, and Claire Maiza. 2020. Scaling Up the Memory Interference Analysis for Hard Real-Time Many-Core Systems. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). 330\u2013333."},{"key":"e_1_3_3_2_10_2","volume-title":"Embedded Real Time Software (ERTS\u201914)","author":"Durrieu Guy","year":"2014","unstructured":"Guy Durrieu, Madeleine Faug\u00e8re, Sylvain Girbal, Daniel\u00a0Gracia P\u00e9rez, Claire Pagetti, and Wolfgang Puffitsch. 2014. Predictable flight management system implementation on a multicore processor. In Embedded Real Time Software (ERTS\u201914)."},{"key":"e_1_3_3_2_11_2","series-title":"OpenAccess Series in Informatics (OASIcs)","first-page":"2:1\u20132:10","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)","author":"Falk Heiko","year":"2016","unstructured":"Heiko Falk, Sebastian Altmeyer, Peter Hellinckx, Bj\u00f6rn Lisper, Wolfgang Puffitsch, Christine Rochange, Martin Schoeberl, Rasmus\u00a0Bo S\u00f8rensen, Peter W\u00e4gemann, and Simon Wegener. 2016. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)(OpenAccess Series in Informatics (OASIcs), Vol.\u00a055), Martin Schoeberl (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, 2:1\u20132:10."},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Bj\u00f6rn Forsberg Marco Solieri Marko Bertogna Luca Benini and Andrea Marongiu. 2021. The predictable execution model in practice: Compiling real applications for cots hardware. ACM Transactions on Embedded Computing Systems (TECS) 20 5 (2021) 1\u201325.","DOI":"10.1145\/3465370"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Damien Hardy and Isabelle Puaut. 2011. WCET analysis of instruction cache hierarchies. J. Syst. Archit. 57 7 (2011) 677\u2013694.","DOI":"10.1016\/j.sysarc.2010.08.007"},{"key":"e_1_3_3_2_14_2","volume-title":"17th International Workshop on Worst-Case Execution Time Analysis (WCET 2017)","author":"Hardy Damien","year":"2017","unstructured":"Damien Hardy, Benjamin Rouxel, and Isabelle Puaut. 2017. The heptane static worst-case execution time estimation tool. In 17th International Workshop on Worst-Case Execution Time Analysis (WCET 2017). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_3_2_15_2","unstructured":"Niklas Holsti Thomas Langbacka and Sami Saarinen. 2000. Using a worst-case execution time tool for real-time verification of the DEBIE software. EUROPEAN SPACE AGENCY-PUBLICATIONS-ESA SP 457 (2000) 307\u2013312."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178258"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216666"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","unstructured":"Claire Maiza Hamza Rihani Juan\u00a0M. Rivas Jo\u00ebl Goossens Sebastian Altmeyer and Robert\u00a0I. Davis. 2019. A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems. ACM Comput. Surv. 52 3 (2019). 10.1145\/3323212https:\/\/dl.acm.org\/doi\/10.1145\/3323212","DOI":"10.1145\/3323212"},{"key":"e_1_3_3_2_19_2","first-page":"16326","volume-title":"34th Euromicro Conference on Real-Time Systems (ECRTS 2022)","author":"Meunier R\u00e9mi","year":"2022","unstructured":"R\u00e9mi Meunier, Thomas Carle, and Thierry Monteil. 2022. Correctness and Efficiency Criteria for the Multi-Phase Task Model. In 34th Euromicro Conference on Real-Time Systems (ECRTS 2022). 16326."},{"key":"e_1_3_3_2_20_2","volume-title":"6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)(2006)","author":"Nemer Fadia","year":"2006","unstructured":"Fadia Nemer, Hugues Cass\u00e9, Pascal Sainrat, Jean-Paul Bahsoun, and Marianne De\u00a0Michiel. 2006. Papabench: a free real-time benchmark. In 6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)(2006). Schloss-Dagstuhl-Leibniz Zentrum f\u00fcr Informatik."},{"key":"e_1_3_3_2_21_2","volume-title":"30th Euromicro Conference on Real-Time Systems (ECRTS 2018)","author":"Oehlert Dominic","year":"2018","unstructured":"Dominic Oehlert, Selma Saidi, and Heiko Falk. 2018. Compiler-based extraction of event arrival functions for real-time systems analysis. In 30th Euromicro Conference on Real-Time Systems (ECRTS 2018). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926012"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"e_1_3_3_2_24_2","volume-title":"31st Euromicro Conference on Real-Time Systems (ECRTS 2019)","author":"Rouxel Benjamin","year":"2019","unstructured":"Benjamin Rouxel, Stefanos Skalistis, Steven Derrien, and Isabelle Puaut. 2019. Hiding communication delays in contention-free execution for spm-based multi-core architectures. In 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2019.4"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.33"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Reinhard Wilhelm Jakob Engblom Andreas Ermedahl Niklas Holsti Stephan Thesing David Whalley Guillem Bernat Christian Ferdinand Reinhold Heckmann Tulika Mitra et\u00a0al. 2008. The worst-case execution-time problem\u2014overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems (TECS) 7 3 (2008) 1\u201353.","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/RTAS.2013.6531079","volume-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 55\u201364."}],"event":{"name":"RTNS 2024: The 32nd International Conference on Real-Time Networks and Systems","acronym":"RTNS 2024","location":"Porto Portugal"},"container-title":["Proceedings of the 32nd International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3696355.3696360","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3696355.3696360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:11Z","timestamp":1750295411000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3696355.3696360"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,6]]},"references-count":27,"alternative-id":["10.1145\/3696355.3696360","10.1145\/3696355"],"URL":"https:\/\/doi.org\/10.1145\/3696355.3696360","relation":{},"subject":[],"published":{"date-parts":[[2024,11,6]]},"assertion":[{"value":"2025-01-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}