{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T16:19:17Z","timestamp":1783613957186,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T00:00:00Z","timestamp":1730851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"funder":[{"name":"Alexander von Humboldt Foundation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,11,6]]},"DOI":"10.1145\/3696355.3699700","type":"proceedings-article","created":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T11:55:46Z","timestamp":1735905346000},"page":"142-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Dynamic Priority-aware Coherent Cache Architecture for Reactive Real-Time System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7419-549X","authenticated-orcid":false,"given":"Denis","family":"Hoornaert","sequence":"first","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6332-0448","authenticated-orcid":false,"given":"Julian","family":"Pritzi","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8256-6160","authenticated-orcid":false,"given":"Andrea","family":"Bastoni","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2328-044X","authenticated-orcid":false,"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,1,3]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"c2clat. https:\/\/github.com\/rigtorp\/c2clat. Accessed on: 16\/08\/2024."},{"key":"e_1_3_3_2_3_2","unstructured":"Introduction - NaxRiscv documentation. https:\/\/spinalhdl.github.io\/NaxRiscv-Rtd\/main\/NaxRiscv\/introduction\/index.html. Accessed on: 19\/07\/2024."},{"key":"e_1_3_3_2_4_2","unstructured":"LiteDRAM. https:\/\/github.com\/enjoy-digital\/litedram. Accessed on: 22\/07\/2024."},{"key":"e_1_3_3_2_5_2","unstructured":"Measuring CPU core-to-core latency. https:\/\/github.com\/nviennot\/core-to-core-latency. Accessed on: 16\/08\/2024."},{"key":"e_1_3_3_2_6_2","unstructured":"Spinal Hardware Description Language. https:\/\/spinalhdl.github.io\/SpinalDoc-RTD\/master\/index.html. Accessed on: 10\/08\/2024."},{"key":"e_1_3_3_2_7_2","volume-title":"The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.9","year":"2024","unstructured":"2024. The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.9. Technical Report. https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/20240411\/priv-isa-asciidoc.pdf"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2018.5"},{"key":"e_1_3_3_2_9_2","volume-title":"User Guide: VCU118 Evaluation Board v1.4 (UG1224)","year":"2018","unstructured":"AMD-Xilinx. 2018. User Guide: VCU118 Evaluation Board v1.4 (UG1224)."},{"key":"e_1_3_3_2_10_2","volume-title":"Vivado Design Suite: UltraScale Architecture-Based FPGAs Memory IP v1.4 (PG150)","year":"2022","unstructured":"AMD-Xilinx. 2022. Vivado Design Suite: UltraScale Architecture-Based FPGAs Memory IP v1.4 (PG150)."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2023.13"},{"key":"e_1_3_3_2_12_2","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis","author":"Falk Heiko","year":"2016","unstructured":"Heiko Falk, Sebastian Altmeyer, Peter Hellinckx, Bj\u00f6rn Lisper, Wolfgang Puffitsch, Christine Rochange, Martin Schoeberl, Rasmus\u00a0Bo S\u00f8rensen, Peter W\u00e4gemann, and Simon Wegener. 2016. TACLeBench: A benchmark collection to support worst-case execution time research. In 16th International Workshop on Worst-Case Execution Time Analysis."},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","unstructured":"Salah Hessien and Mohamed Hassan. 2022. PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core Real-Time Systems. ACM Trans. Embed. Comput. Syst. 22 1 Article 16 (oct 2022) 27\u00a0pages. 10.1145\/3556975https:\/\/dl.acm.org\/doi\/10.1145\/3556975","DOI":"10.1145\/3556975"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.2"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656057"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1059"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","unstructured":"Zhe Jiang Kecheng Yang Nathan Fisher Ian Gray Neil\u00a0C. Audsley and Zheng Dong. 2023. AXI-ICRT RT : Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs. IEEE Trans. Comput. 72 3 (2023) 786\u2013799. 10.1109\/TC.2022.3179227","DOI":"10.1109\/TC.2022.3179227"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Anirudh\u00a0Mohan Kaushik Mohamed Hassan and Hiren Patel. 2021. Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems. IEEE Trans. Comput. 70 12 (2021) 2098\u20132111. 10.1109\/TC.2020.3037747 https:\/\/dl.acm.org\/doi\/10.1109\/TC.2020.3037747","DOI":"10.1109\/TC.2020.3037747"},{"key":"e_1_3_3_2_20_2","unstructured":"Florent Kermarrec S\u00e9bastien Bourdeauducq Jean-Christophe\u00a0Le Lann and Hannah Badier. 2020. LiteX: an open-source SoC builder and library based on Migen Python DSL. arxiv:https:\/\/arXiv.org\/abs\/2005.02506\u00a0[cs.AR]"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.5555\/3386433"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534879.3534888"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","unstructured":"Alessandro\u00a0V. Papadopoulos Kunal Agrawal Enrico Bini and Sanjoy Baruah. 2023. Feedback-based resource management for multi-threaded applications. Real-Time Systems 59 1 (01 Mar 2023) 35\u201368. 10.1007\/s11241-022-09386-7 https:\/\/dl.acm.org\/doi\/10.1007\/s11241-022-09386-7","DOI":"10.1007\/s11241-022-09386-7"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"e_1_3_3_2_25_2","volume-title":"https:\/\/static.dev.sifive.com\/docs\/tilelink\/tilelink-spec-1.7-draft.pdfSifive TileLink specification","year":"2017","unstructured":"SiFive. 2017. Sifive TileLink specification, In https:\/\/static.dev.sifive.com\/docs\/tilelink\/tilelink-spec-1.7-draft.pdf. Sifive TileLink specification. https:\/\/static.dev.sifive.com\/docs\/tilelink\/tilelink-spec-1.7-draft.pdf"},{"key":"e_1_3_3_2_26_2","volume-title":"Verilator","author":"Snyder Wilson","unstructured":"Wilson Snyder, Paul Wasson, Duane Galbi, and et al. [n. d.]. Verilator. https:\/\/github.com\/verilator\/verilator"},{"key":"e_1_3_3_2_27_2","unstructured":"Nivedita Sritharan Anirudh\u00a0M. Kaushik Mohamed Hassan and Hiren Patel. 2018. HourGlass: Predictable Time-based Cache Coherence Protocol for Dual-Critical Multi-Core Systems. arxiv:https:\/\/arXiv.org\/abs\/1706.07568\u00a0[cs.AR]"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.24"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/RTAS.2013.6531079","volume-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). 55\u201364."},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00026"}],"event":{"name":"RTNS 2024: The 32nd International Conference on Real-Time Networks and Systems","location":"Porto Portugal","acronym":"RTNS 2024"},"container-title":["Proceedings of the 32nd International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3696355.3699700","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3696355.3699700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:11Z","timestamp":1750295411000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3696355.3699700"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,6]]},"references-count":29,"alternative-id":["10.1145\/3696355.3699700","10.1145\/3696355"],"URL":"https:\/\/doi.org\/10.1145\/3696355.3699700","relation":{},"subject":[],"published":{"date-parts":[[2024,11,6]]},"assertion":[{"value":"2025-01-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}