{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:41:02Z","timestamp":1780674062559,"version":"3.54.1"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,11,9]],"date-time":"2024-11-09T00:00:00Z","timestamp":1731110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"crossref","award":["SRG\/2022\/001083"],"award-info":[{"award-number":["SRG\/2022\/001083"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2025,1,31]]},"abstract":"<jats:p>Deep learning Processor Unit (DPU) is a highly configurable CNN accelerator that supports a variety of CNNs and can be implemented with multiple instances on the same FPGA. Many applications deploy concurrent execution of different CNNs and in such a setting, an execution time predictor can help \u201coptimize\u201d the DPU configurations to meet the performance requirements of different tasks. We characterize CNN execution on DPUs and reduce the variability in execution time due to interference from the operating system. Subsequently, we propose a machine learning-based framework (EXPRESS) to predict the execution time of any given CNN on a DPU configuration, considering CNN, DPU, and bus characteristics. We improvise EXPRESS to support heterogeneous CNNs in EXPRESS-2.0 by making features independent of the number of CNNs. Our entire experimentation is based on data from a real FPGA board for 16 standard CNNs. Our frameworks, EXPRESS and EXPRESS-2.0, significantly outperform state-of-the-art by achieving an average execution time prediction error of 2.2% and 0.7%, respectively. We illustrate the effectiveness of this low prediction error for design space exploration, which is very useful for embedded system application developers.<\/jats:p>","DOI":"10.1145\/3697835","type":"journal-article","created":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T10:53:51Z","timestamp":1727952831000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["EXPRESS: A Framework for Execution Time Prediction of Concurrent CNNs on Xilinx DPU Accelerator"],"prefix":"10.1145","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-8744-1789","authenticated-orcid":false,"given":"Shikha","family":"Goel","sequence":"first","affiliation":[{"name":"The Amar Nath and Shashi Khosla School of Information Technology, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3711-0396","authenticated-orcid":false,"given":"Rajesh","family":"Kedia","sequence":"additional","affiliation":[{"name":"Computer Sc. and Engg., Indian Institute of Technology Hyderabad, Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2465-3650","authenticated-orcid":false,"given":"Rijurekha","family":"Sen","sequence":"additional","affiliation":[{"name":"Computer Sc. and Engg., Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9136-4939","authenticated-orcid":false,"given":"M","family":"Balakrishnan","sequence":"additional","affiliation":[{"name":"Computer Sc. and Engg., Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,11,9]]},"reference":[{"key":"e_1_3_3_2_2","unstructured":"2019. DPU for CNN v3.3. (2019). Retrieved 25 December 2023 from https:\/\/docs.xilinx.com\/r\/3.3-English\/pg338-dpu"},{"key":"e_1_3_3_3_2","unstructured":"2021. Vitis for CNN v1.3. (2021). Retrieved 25 December 2023 from https:\/\/www.xilinx.com\/cgi-bin\/docs\/rdoc?t=vitis_ai;v=1.3;d=ug1414-vitis-ai.pdf"},{"key":"e_1_3_3_4_2","unstructured":"2023. Vitis AI Model Zoo. (2023). Retrieved 25 December 2023 from https:\/\/github.com\/Xilinx\/Vitis-AI\/tree\/master\/model_zoo"},{"key":"e_1_3_3_5_2","volume-title":"Proceedings of the International Conference on Distributed Smart Camera (ICDSC)","author":"Abdelouahab Kamel","year":"2016","unstructured":"Kamel Abdelouahab, C\u00e9dric Bourrasset, Maxime Pelcat, Fran\u00e7ois Berry, Jean-Charles Quinton, and Jocelyn Serot. 2016. A holistic approach for optimizing DSP block utilization of a CNN implementation on FPGA. In Proceedings of the International Conference on Distributed Smart Camera (ICDSC). DOI:DOI:10.1145\/2967413.2967430"},{"key":"e_1_3_3_6_2","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Ahmad Masab","year":"2019","unstructured":"Masab Ahmad, Halit Dogan, Christopher J. Michael, and Omer Khan. 2019. HeteroMap: A runtime performance predictor for efficient processing of graph analytics on heterogeneous multi-accelerators. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). DOI:DOI:10.1109\/ISPASS.2019.00039"},{"key":"e_1_3_3_7_2","unstructured":"ARM. 2013. AMBA\u00ae AXI and ACE protocol specification. (2013). Retrieved 25 December 2023 from https:\/\/static.docs.arm.com\/ihi0022\/e\/IHI0022E_amba_axi_and_ace_protocol_spec.pdf"},{"key":"e_1_3_3_8_2","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)","author":"Baek Donkyu","year":"2018","unstructured":"Donkyu Baek, Yukai Chen, Alberto Bocca, Alberto Macii, Enrico Macii, and Massimo Poncino. 2018. Battery-aware energy model of drone delivery tasks. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). DOI:DOI:10.1145\/3218603.3218614"},{"key":"e_1_3_3_9_2","doi-asserted-by":"publisher","unstructured":"Halima Bouzidi Mohanad Odema Hamza Ouarnoughi Smail Niar and Mohammad Abdullah Al Faruque. 2023. Map-and-Conquer: Energy-Efficient mapping of dynamic neural nets onto heterogeneous MPSoCs. In 2023 60th ACM\/IEEE Design Automation Conference (DAC). 1\u20136. DOI:10.1109\/DAC56929.2023.10247722","DOI":"10.1109\/DAC56929.2023.10247722"},{"key":"e_1_3_3_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431731"},{"key":"e_1_3_3_11_2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_3_12_2","volume-title":"Proceedings of the International Conference on Information and Communication Technologies and Development (ICTD)","author":"Chauhan Mayank Singh","year":"2019","unstructured":"Mayank Singh Chauhan, Arshdeep Singh, Mansi Khemka, Arneish Prateek, and Rijurekha Sen. 2019. Embedded CNN based vehicle classification and counting in non-laned road traffic. In Proceedings of the International Conference on Information and Communication Technologies and Development (ICTD). DOI:DOI:10.1145\/3287098.3287118"},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"e_1_3_3_14_2","first-page":"243","volume-title":"Proceedings of the 29th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming (PPoPP \u201924)","author":"Dagli Ismet","year":"2024","unstructured":"Ismet Dagli and Mehmet E. Belviranli. 2024. Shared memory-contention-aware concurrent DNN execution for diversely heterogeneous system-on-chips. In Proceedings of the 29th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming (PPoPP \u201924). Association for Computing Machinery, New York, NY, USA, 243\u2013256. DOI:DOI:10.1145\/3627535.3638502"},{"key":"e_1_3_3_15_2","volume-title":"Proceedings of the Design Automation Conference","author":"Dagli Ismet","year":"2022","unstructured":"Ismet Dagli, Alexander Cieslewicz, Jedidiah McClurg, and Mehmet E. Belviranli. 2022. AxoNN: Energy-aware execution of neural network inference on multi-accelerator heterogeneous SoCs. In Proceedings of the Design Automation Conference. DOI:DOI:10.1145\/3489517.3530572"},{"key":"e_1_3_3_16_2","volume-title":"Proceedings of the International Symposium on Applied Reconfigurable Computing","author":"Ferianc Martin","year":"2020","unstructured":"Martin Ferianc, Hongxiang Fan, Ringo SW Chu, Jakub Stano, and Wayne Luk. 2020. Improving performance estimation for FPGA-based accelerators for convolutional neural networks. In Proceedings of the International Symposium on Applied Reconfigurable Computing. Springer."},{"key":"e_1_3_3_17_2","volume-title":"Proceedings of the 2020 International Conference on Field-Programmable Technology (ICFPT)","author":"Goel Shikha","year":"2020","unstructured":"Shikha Goel, Rajesh Kedia, M. Balakrishnan, and Rijurekha Sen. 2020. INFER: INterFerence-aware estimation of runtime for concurrent CNN execution on DPUs. In Proceedings of the 2020 International Conference on Field-Programmable Technology (ICFPT). DOI:DOI:10.1109\/ICFPT51103.2020.00018"},{"key":"e_1_3_3_18_2","volume-title":"Proceedings of the 2022 International Conference on Field-Programmable Technology (ICFPT)","author":"Goel Shikha","year":"2022","unstructured":"Shikha Goel, Rajesh Kedia, Rijurekha Sen, and M. Balakrishnan. 2022. EXPRESS: CNN execution time prediction for DPU design space exploration. In Proceedings of the 2022 International Conference on Field-Programmable Technology (ICFPT). DOI:DOI:10.1109\/ICFPT56656.2022.9974299"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"e_1_3_3_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.39"},{"key":"e_1_3_3_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"e_1_3_3_22_2","first-page":"1","volume-title":"Proceedings of the 2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Karatzas Andreas","year":"2023","unstructured":"Andreas Karatzas and Iraklis Anagnostopoulos. 2023. OmniBoost: Boosting throughput of heterogeneous embedded devices under multi-DNN workload. In Proceedings of the 2023 60th ACM\/IEEE Design Automation Conference (DAC). 1\u20136. DOI:DOI:10.1109\/DAC56929.2023.10247989"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.3017455"},{"key":"e_1_3_3_24_2","volume-title":"Proceedings of the International Conference on VLSI Design and International Conference on Embedded Systems (VLSID)","author":"Kedia R.","year":"2019","unstructured":"R. Kedia, A. Sobti, M. Rungta, S. Chandoliya, A. Soni, A. K. Meena, C. M. Lobo, R. Verma, M. Balakrishnan, and C. Arora. 2019. MAVI: Mobility assistant for visually impaired with optional use of local and cloud resources. In Proceedings of the International Conference on VLSI Design and International Conference on Embedded Systems (VLSID). DOI:DOI:10.1109\/VLSID.2019.00058"},{"key":"e_1_3_3_25_2","article-title":"Deep learning","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. 2015. Deep learning. Nature 521, 7553 (2015), 436\u2013444.","journal-title":"Nature"},{"key":"e_1_3_3_26_2","volume-title":"Proceedings of the International Conference on Parallel and Distributed Systems (ICPADS)","author":"Lei Yutian","year":"2020","unstructured":"Yutian Lei, Qingyong Deng, Saiqin Long, Shaohui Liu, and Sangyoon Oh. 2020. An effective design to improve the efficiency of DPUs on FPGA. In Proceedings of the International Conference on Parallel and Distributed Systems (ICPADS). DOI:DOI:10.1109\/ICPADS51040.2020.00036"},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3267903"},{"key":"e_1_3_3_28_2","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC)","author":"Makrani Hosein Mohammadi","year":"2019","unstructured":"Hosein Mohammadi Makrani, Hossein Sayadi, Tinoosh Mohsenin, Setareh rafatirad, Avesta Sasan, and Houman Homayoun. 2019. XPPE: Cross-platform performance estimation of hardware accelerators using machine learning. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC). DOI:DOI:10.1145\/3287624.3288756"},{"key":"e_1_3_3_29_2","volume-title":"Proceedings of the Design, Automation, and Test in Europe (DATE)","author":"Mei Linyan","year":"2022","unstructured":"Linyan Mei, Huichu Liu, Tony Wu, H. Ekin Sumbul, Marian Verhelst, and Edith Beigne. 2022. A uniform latency model for DNN accelerators with diverse architectures and dataflows. In Proceedings of the Design, Automation, and Test in Europe (DATE)."},{"key":"e_1_3_3_30_2","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Makrani Hosein Mohammadi","year":"2019","unstructured":"Hosein Mohammadi Makrani, Farnoud Farahmand, Hossein Sayadi, Sara Bondi, Sai Manoj P D, Houman Homayoun, and Setareh Rafatirad. 2019. Pyramid: Machine learning framework to estimate the optimal timing and resource usage of a high-level synthesis design. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). DOI:DOI:10.1109\/FPL.2019.00069"},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3522712"},{"key":"e_1_3_3_32_2","volume-title":"Proceedings of the Design, Automation, and Test in Europe (DATE)","author":"Ni Yang","year":"2022","unstructured":"Yang Ni, Yeseong Kim, Tajana Rosing, and Mohsen Imani. 2022. Online performance and power prediction for edge TPU via comprehensive characterization. In Proceedings of the Design, Automation, and Test in Europe (DATE)."},{"key":"e_1_3_3_33_2","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Nurvitadhi Eriko","year":"2017","unstructured":"Eriko Nurvitadhi, Ganesh Venkatesh, Jaewoong Sim, Debbie Marr, Randy Huang, Jason Ong Gee Hock, Yeong Tat Liew, Krishnan Srivatsan, Duncan Moss, Suchit Subhaschandra, and Guy Boudoukh. 2017. Can FPGAs beat GPUs in accelerating next-generation deep neural networks?. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA). DOI:DOI:10.1145\/3020078.3021740"},{"key":"e_1_3_3_34_2","first-page":"Article 148","article-title":"GPU performance estimation using software rasterization and machine learning","author":"O\u2019neal Kenneth","year":"2017","unstructured":"Kenneth O\u2019neal, Philip Brisk, Ahmed Abousamra, Zack Waters, and Emily Shriver. 2017. GPU performance estimation using software rasterization and machine learning. ACM Transactions on Embedded Computing Systems 15, 5s, Article 148 (2017), 21.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"e_1_3_3_35_2","volume-title":"Proceedings of the IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"Peng J.","year":"2019","unstructured":"J. Peng, L. Tian, X. Jia, H. Guo, Y. Xu, D. Xie, H. Luo, Y. Shan, and Y. Wang. 2019. Multi-task ADAS system on FPGA. In Proceedings of the IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS). DOI:DOI:10.1109\/AICAS.2019.8771615"},{"key":"e_1_3_3_36_2","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","year":"2016","unstructured":"Jiantao Qiu, Jie Wang, Song Yao, Kaiyuan Guo, Boxun Li, Erjin Zhou, Jincheng Yu, Tianqi Tang, Ningyi Xu, Sen Song, Yu Wang, and Huazhong Yang. 2016. Going deeper with embedded FPGA platform for convolutional neural network. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA). DOI:DOI:10.1145\/2847263.2847265"},{"key":"e_1_3_3_37_2","volume-title":"Proceedings of the 2021 IEEE Real-Time Systems Symposium (RTSS)","author":"Restuccia Francesco","year":"2021","unstructured":"Francesco Restuccia and Alessandro Biondi. 2021. Time-predictable acceleration of deep neural networks on FPGA SoC platforms. In Proceedings of the 2021 IEEE Real-Time Systems Symposium (RTSS). DOI:DOI:10.1109\/RTSS52674.2021.00047"},{"key":"e_1_3_3_38_2","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)","author":"Sharma H.","year":"2016","unstructured":"H. Sharma, J. Park, D. Mahajan, E. Amaro, J. K. Kim, C. Shao, A. Mishra, and H. Esmaeilzadeh. 2016. From high-level deep neural models to FPGAs. In Proceedings of the International Symposium on Microarchitecture (MICRO). DOI:DOI:10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_3_39_2","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Suda Naveen","year":"2016","unstructured":"Naveen Suda, Vikas Chandra, Ganesh Dasika, Abinash Mohanty, Yufei Ma, Sarma Vrudhula, Jae-sun Seo, and Yu Cao. 2016. Throughput-optimized opencl-based FPGA accelerator for large-scale convolutional neural networks. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA). DOI:DOI:10.1145\/2847263.2847276"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_3_41_2","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA)","author":"Umuroglu Yaman","year":"2017","unstructured":"Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Leong, Magnus Jahre, and Kees Vissers. 2017. FINN: A framework for fast, scalable binarized neural network inference. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA). DOI:DOI:10.1145\/3020078.3021744"},{"key":"e_1_3_3_42_2","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Venieris S. I.","year":"2017","unstructured":"S. I. Venieris and C. Bouganis. 2017. Latency-driven design for FPGA-based convolutional neural networks. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). DOI:DOI:10.23919\/FPL.2017.8056828"},{"key":"e_1_3_3_43_2","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","author":"Venieris S. I.","year":"2018","unstructured":"S. I. Venieris and C. Bouganis. 2018. f-CNNx: A toolflow for mapping multiple convolutional neural networks on FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). DOI:DOI:10.1109\/FPL.2018.00072"},{"key":"e_1_3_3_44_2","unstructured":"Xilinx. Zynq UltraScale+ MPSoC ZCU102 evaluation kit. (n.d.). Retrieved 25 December 2023 from https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-zcu102-g.html"},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2930577"},{"key":"e_1_3_3_46_2","volume-title":"Proceedings of the USENIX Conference on Hot Topics in Cloud Computing","author":"Xu Xin","year":"2019","unstructured":"Xin Xu, Na Zhang, Michael Cui, Jiayuan He, and Ridhi Surana. 2019. Characterization and prediction of performance interference on mediated passthrough GPUs for interference-aware scheduler. In Proceedings of the USENIX Conference on Hot Topics in Cloud Computing."},{"key":"e_1_3_3_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3214113"},{"key":"e_1_3_3_48_2","doi-asserted-by":"publisher","unstructured":"Li Lyna Zhang Shihao Han Jianyu Wei Ningxin Zheng Ting Cao Yuqing Yang and Yunxin Liu. 2021. Nn-Meter: towards accurate latency prediction of deep-learning model inference on diverse edge devices. In Proceedings of the 19th Annual International Conference on Mobile Systems Applications and Services (MobiSys\u201921) Association for Computing Machinery Virtual Event Wisconsin 81\u201393. DOI:10.1145\/3458864.3467882","DOI":"10.1145\/3458864.3467882"},{"key":"e_1_3_3_49_2","doi-asserted-by":"crossref","first-page":"601","DOI":"10.1145\/3489517.3530509","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC \u201922)","author":"Zhang Xinyi","year":"2022","unstructured":"Xinyi Zhang, Cong Hao, Peipei Zhou, Alex Jones, and Jingtong Hu. 2022. H2H: Heterogeneous model to heterogeneous system mapping with computation and communication awareness. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC \u201922). Association for Computing Machinery, New York, NY, USA, 601\u2013606. DOI:DOI:10.1145\/3489517.3530509"},{"key":"e_1_3_3_50_2","first-page":"1","volume-title":"Proceedings of the 2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Zheng Size","year":"2023","unstructured":"Size Zheng, Siyuan Chen, and Yun Liang. 2023. Memory and computation coordinated mapping of DNNs onto complex heterogeneous SoC. In Proceedings of the 2023 60th ACM\/IEEE Design Automation Conference (DAC). 1\u20136. DOI:DOI:10.1109\/DAC56929.2023.10247951"},{"key":"e_1_3_3_51_2","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Zheng Xinnian","year":"2016","unstructured":"Xinnian Zheng, Lizy K. John, and Andreas Gerstlauer. 2016. Accurate phase-level cross-platform power and performance estimation. In Proceedings of the Design Automation Conference (DAC). DOI:DOI:10.1145\/2897937.2897977"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3697835","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3697835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:30Z","timestamp":1750295850000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3697835"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,9]]},"references-count":50,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1,31]]}},"alternative-id":["10.1145\/3697835"],"URL":"https:\/\/doi.org\/10.1145\/3697835","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,9]]},"assertion":[{"value":"2024-01-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}