{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:36:10Z","timestamp":1773246970798,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T00:00:00Z","timestamp":1742083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,16]]},"DOI":"10.1145\/3698364.3705348","type":"proceedings-article","created":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:22:31Z","timestamp":1741890151000},"page":"173-181","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Scalable CFET Cell Library Synthesis with A DRC-Aware Lookup Table to Optimize Valid Pin Access"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5629-1300","authenticated-orcid":false,"given":"Ting-Wei","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8941-3992","authenticated-orcid":false,"given":"Ting-Xin","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6441-2392","authenticated-orcid":false,"given":"Yih-Lang","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2025,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"e_1_3_2_1_2_1","first-page":"133","volume-title":"Pin accessibility-driven detailed placement refinement.'' Proceedings of the 2017 ACM on International Symposium on Physical Design","author":"Ding Y.","year":"2017","unstructured":"Y. Ding et al. ''Pin accessibility-driven detailed placement refinement.'' Proceedings of the 2017 ACM on International Symposium on Physical Design, pp. 133--140, 2017."},{"key":"e_1_3_2_1_3_1","first-page":"101","volume-title":"Self-aligned double patterning aware pin access and standard cell layout co-optimization.'' Proceedings of the 2014 ACM on International Symposium on Physical Design","author":"Xu X.","year":"2014","unstructured":"X. Xu et al. ''Self-aligned double patterning aware pin access and standard cell layout co-optimization.'' Proceedings of the 2014 ACM on International Symposium on Physical Design, pp. 101--108, 2014."},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Pin accessibility-driven cell layout redesign and placement optimization","author":"Seo J.","year":"2017","unstructured":"J. Seo et al. ''Pin accessibility-driven cell layout redesign and placement optimization.'' Proceedings of the 54th Annual Design Automation Conference, pp. 1--6, 2017.","journal-title":"Proceedings of the 54th Annual Design Automation Conference"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Standard-cell scaling framework with guaranteed pin-accessibility.'' 2020 IEEE International Symposium on Circuits and Systems","author":"Cheng C.-K.","year":"2020","unstructured":"C.-K. Cheng et al. ''Standard-cell scaling framework with guaranteed pin-accessibility.'' 2020 IEEE International Symposium on Circuits and Systems, pp. 1--5, 2020."},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT","author":"Cheng C.-K.","year":"2020","unstructured":"C.-K. Cheng et al. ''A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT.'' Proceedings of the 39th International Conference on Computer-Aided Design, pp. 1--8, 2020.","journal-title":"Proceedings of the 39th International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3065639"},{"key":"e_1_3_2_1_8_1","first-page":"551","volume-title":"Proceedings of the 32nd Midwest Symposium on Circuits and Systems 1989","author":"Lin Y.-L.","year":"1989","unstructured":"Y.-L. Lin et al. ''A graph-theoretical approach to transistor placement in CMOS cell layout.'' Proceedings of the 32nd Midwest Symposium on Circuits and Systems 1989, pp. 551--554, 1989."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.85737"},{"key":"e_1_3_2_1_11_1","first-page":"1647","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Lu A.","year":"2015","unstructured":"A. Lu et al. ''Simultaneous transistor pairing and placement for CMOS standard cells.'' 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 1647--1652, 2015."},{"issue":"3","key":"e_1_3_2_1_12_1","first-page":"23","article-title":"Efficient routability-aware transistor placement considering various folding styles for advanced technology nodes","volume":"6","author":"Su H.-Y.","year":"2018","unstructured":"H.-Y. Su et al. ''Efficient routability-aware transistor placement considering various folding styles for advanced technology nodes.'' IJEEDC, vol. 6, Issue 3, pp. 23--29, 2018.","journal-title":"IJEEDC"},{"key":"e_1_3_2_1_13_1","first-page":"99","volume-title":"Automatic cell layout in the 7nm era.'' Proceedings of the 2017 ACM on International Symposium on Physical Design","author":"Cremer P.","year":"2017","unstructured":"P. Cremer et al. ''Automatic cell layout in the 7nm era.'' Proceedings of the 2017 ACM on International Symposium on Physical Design, pp. 99--106, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"e_1_3_2_1_16_1","first-page":"245","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Lu H.-J.","year":"2016","unstructured":"H.-J. Lu et al. ''Practical ILP-based routing of standard cells.'' 2016 Design, Automation & Test in Europe Conference & Exhibition, pp. 245--248, 2016."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Li Y.-L.","year":"2019","unstructured":"Y.-L. Li et al. ''NCTUcell: A DDA-aware cell library generator for FinFET structure with implicitly adjustable grid map.'' Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1--6, 2019."},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"Mcell: multi-row cell layout synthesis with resource constrained max-sat based detailed routing","author":"Li Y.-L.","year":"2020","unstructured":"Y.-L. Li et al. ''Mcell: multi-row cell layout synthesis with resource constrained max-sat based detailed routing.'' Proceedings of the 39th International Conference on Computer-Aided Design, pp. 1--8, 2020.","journal-title":"Proceedings of the 39th International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_19_1","first-page":"345","volume-title":"SP&R: Simultaneous Placement and Routing framework for standard cell synthesis in sub-7nm.'' 2020 25th Asia and South Pacific Design Automation Conference","author":"Park D.","year":"2020","unstructured":"D. Park et al. ''SP&R: Simultaneous Placement and Routing framework for standard cell synthesis in sub-7nm.'' 2020 25th Asia and South Pacific Design Automation Conference, pp. 345--350, 2020."},{"key":"e_1_3_2_1_20_1","first-page":"397","article-title":"MCFRoute: A detailed router based on multi-commodity flow method","author":"Jia X.","year":"2014","unstructured":"X. Jia et al. ''MCFRoute: A detailed router based on multi-commodity flow method.'' Proceedings of the 33rd International Conference on Computer-Aided Design, pp. 397--404, 2014.","journal-title":"Proceedings of the 33rd International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1711932.1711941"},{"key":"e_1_3_2_1_22_1","first-page":"337","article-title":"Z3: An efficient SMT solver","author":"Moura L. D.","year":"2008","unstructured":"L. D. Moura et al. ''Z3: An efficient SMT solver.'' Tools and Algorithms for the Construction and Analysis of Systems, pp. 337--340, 2008.","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"ISPD '25: International Symposium on Physical Design","location":"Austin TX USA","acronym":"ISPD '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2025 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705348","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3698364.3705348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:05:07Z","timestamp":1755907507000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705348"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,16]]},"references-count":23,"alternative-id":["10.1145\/3698364.3705348","10.1145\/3698364"],"URL":"https:\/\/doi.org\/10.1145\/3698364.3705348","relation":{},"subject":[],"published":{"date-parts":[[2025,3,16]]},"assertion":[{"value":"2025-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}