{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:07Z","timestamp":1755993667250,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T00:00:00Z","timestamp":1742083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,16]]},"DOI":"10.1145\/3698364.3705350","type":"proceedings-article","created":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:22:31Z","timestamp":1741890151000},"page":"83-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Stage CSM Timing Waveform Propagation Accelerated by NLDM Assistance"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2255-5293","authenticated-orcid":false,"given":"Shih-Kai","family":"Lee","sequence":"first","affiliation":[{"name":"Synopsys, Inc., Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2826-760X","authenticated-orcid":false,"given":"Pei-Yu","family":"Lee","sequence":"additional","affiliation":[{"name":"MediaTek Inc., Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4554-3442","authenticated-orcid":false,"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2025,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"''ACM TAU 2019 Timing Contest.'' [Online]. Available: https:\/\/sites.google.com\/view\/tau-contest-2021\/"},{"key":"e_1_3_2_1_2_1","unstructured":"''ACM TAU 2021 Timing Contest.'' [Online]. Available: https:\/\/sites.google.com\/view\/tau-contest-2021\/"},{"key":"e_1_3_2_1_3_1","unstructured":"Quantus Extraction Solution v20.11 Cadence."},{"key":"e_1_3_2_1_4_1","unstructured":"''Xyce parallel electronic simulation.'' [Online]. Available: https:\/\/xyce.sandia.gov\/"},{"key":"e_1_3_2_1_5_1","unstructured":"Innovus Implementation System v21.12 Cadence."},{"key":"e_1_3_2_1_6_1","first-page":"425","article-title":"Driver waveform computation for timing analysis with multiple voltage threshold driver models","author":"Feldmann P.","year":"2008","unstructured":"P. Feldmann, S. Abbaspour, D. Sinha, G. Schaeffer, R. Banerji, and H. Gupta, ''Driver waveform computation for timing analysis with multiple voltage threshold driver models,'' DAC, 2008, pp. 425--428.","journal-title":"DAC"},{"issue":"5","key":"e_1_3_2_1_7_1","first-page":"962","article-title":"Gate delay estimation with library compatible current source models and effective capacitance","volume":"29","author":"Garyfallou D.","year":"2021","unstructured":"D. Garyfallou, S. Simoglou, N. Sketopoulos, C. Antoniadis, C. P. Sotiriou, N. Evmorfopoulos, and G. Stamoulis, ''Gate delay estimation with library compatible current source models and effective capacitance,'' IEEE TVLSI, vol. 29, no. 5, pp. 962--972, 2021.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_8_1","unstructured":"G. Guennebaud B. Jacob et al. ''Eigen v3.'' [Online]. Available: http:\/\/eigen.tuxfamily.org"},{"issue":"1","key":"e_1_3_2_1_9_1","first-page":"95","article-title":"The Elmore delay as a bound for RC trees with generalized input signals","volume":"16","author":"Gupta R.","year":"1997","unstructured":"R. Gupta, B. Tutuianu, and L. Pileggi, ''The Elmore delay as a bound for RC trees with generalized input signals,'' IEEE TCAD, vol. 16, no. 1, pp. 95--104, 1997.","journal-title":"IEEE TCAD"},{"issue":"4","key":"e_1_3_2_1_10_1","first-page":"509","article-title":"Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees","volume":"23","author":"Kashyap C.","year":"2004","unstructured":"C. Kashyap, C. Alpert, F. Liu, and A. Devgan, ''Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees,'' IEEE TCAD, vol. 23, no. 4, pp. 509--516, 2004.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","first-page":"468","volume-title":"Challenges in gate level modeling for delay and si at 65nm and below,'' DAC","author":"Keller I.","year":"2008","unstructured":"I. Keller, K. H. Tam, and V. Kariat, ''Challenges in gate level modeling for delay and si at 65nm and below,'' DAC, 2008, pp. 468--473.[12] K. Kerns and A. Yang, ''Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations,'' IEEE TCAD, vol. 16, no. 7, pp. 734--744, 1997."},{"key":"e_1_3_2_1_12_1","first-page":"200","article-title":"Realizable reduction of extracted RC circuits","author":"Sheehan B. N.","year":"1999","unstructured":"B. N. Sheehan, ''TICER: Realizable reduction of extracted RC circuits,'' ICCAD, 1999, pp. 200--203.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_13_1","first-page":"992","article-title":"ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper","author":"Vashishtha V.","year":"2017","unstructured":"V. Vashishtha, M. Vangala, and L. T. Clark, ''ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper,'' ICCAD, 2017, pp. 992--998.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_14_1","volume-title":"OpenSTA engine","author":"Cherry J.","year":"2019","unstructured":"J. Cherry, ''OpenSTA engine,'' 2019. Available: https:\/\/github.com\/The-OpenROAD-Project\/OpenSTA"},{"key":"e_1_3_2_1_15_1","volume-title":"OpenTimer: a High-performance Timing Analysis Tool for VLSI Systems","author":"Huang T.-W.","year":"2019","unstructured":"T.-W. Huang, ''OpenTimer: a High-performance Timing Analysis Tool for VLSI Systems,'' 2019. Available: https:\/\/github.com\/OpenTimer"},{"key":"e_1_3_2_1_16_1","first-page":"890","article-title":"Fast Incremental Timing and CPPR Analysis","volume":"2015","author":"Lee P.-Y.","unstructured":"P.-Y. Lee, I. H.-R. Jiang, C.-R. Li, W.-L. Chiu, and Y.-M. Yang, ''iTimerC 2.0: Fast Incremental Timing and CPPR Analysis,'' ICCAD, 2015 pp. 890--894.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_17_1","volume-title":"Distorted Waveform Phenomena in 7nm Technology Node and its Impact on Signoff Timing Analysis,'' Design and Reuse","author":"Shah V.","year":"2019","unstructured":"V. Shah and D. Patel, ''Distorted Waveform Phenomena in 7nm Technology Node and its Impact on Signoff Timing Analysis,'' Design and Reuse, 2019 [Online]. Available: https:\/\/www.design-reuse.com\/articles\/46076\/distortedwaveform-phenomena-7nm-signoff-timing-analysis.html"},{"issue":"12","key":"e_1_3_2_1_18_1","first-page":"1526","article-title":"Modeling the","volume":"13","author":"Qian J.","year":"1994","unstructured":"J. Qian, S. Pullela and L. Pillage, ''Modeling the ''Effective capacitance'' for the RC interconnect of CMOS gates,'' IEEE TCAD, vol. 13, no. 12, pp. 1526--1535, 1994.","journal-title":"Effective capacitance'' for the RC interconnect of CMOS gates,'' IEEE TCAD"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775933"},{"key":"e_1_3_2_1_20_1","first-page":"462","volume-title":"A ''true'' electrical cell model for timing, noise, and power grid verification,'' DAC","author":"Menezes N.","year":"2008","unstructured":"N. Menezes, C. Kashyap, and C. Amin, ''A ''true'' electrical cell model for timing, noise, and power grid verification,'' DAC, 2008, pp. 462--467."},{"key":"e_1_3_2_1_21_1","first-page":"923","article-title":"Current Source Modeling for Power and Timing Analysis at Different Supply Voltages","author":"Knoth C.","year":"2012","unstructured":"C. Knoth, H. Jedda, and U. Schlichtmann, ''Current Source Modeling for Power and Timing Analysis at Different Supply Voltages,'' DATE, 2012, pp. 923--928.","journal-title":"DATE"},{"key":"e_1_3_2_1_22_1","unstructured":"''Cadence - Effective Current Source Model (ECSM)'' [Online]. Available: https:\/\/www.cadence.com\/en_US\/home\/alliances\/standards-andlanguages\/ecsm-library-format.html"},{"key":"e_1_3_2_1_23_1","unstructured":"''Synopsys - Composite Current Source (CCS)'' [Online]. Available: http:\/\/www.opensourceliberty.org\/ccspaper\/"},{"key":"e_1_3_2_1_24_1","first-page":"715","article-title":"provably good and practically efficient algorithm for common path pessimism removal in large designs","author":"Guo Z.","year":"2021","unstructured":"Z. Guo, T.-W. Huang, Y. Lin, ''A provably good and practically efficient algorithm for common path pessimism removal in large designs,'' DAC, 2021, pp. 715--720.","journal-title":"DAC"},{"key":"e_1_3_2_1_25_1","first-page":"721","article-title":"path-based timing analysis","author":"Guo G.","year":"2021","unstructured":"G. Guo, T.-W. Huang, Y. Lin, M. D. F. Wong, ''GPU-accelerated path-based timing analysis,'' DAC, 2021, pp. 721--726.","journal-title":"DAC"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"accelerating common path pessimism removal with heterogeneous CPU-GPU parallelism","author":"Guo Z.","year":"2021","unstructured":"Z. Guo, T.-W. Huang, Y. Lin, ''HeteroCPPR: accelerating common path pessimism removal with heterogeneous CPU-GPU parallelism, ''ICCAD, 2021, pp. 1--9.","journal-title":"ICCAD"}],"event":{"name":"ISPD '25: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Austin TX USA","acronym":"ISPD '25"},"container-title":["Proceedings of the 2025 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705350","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3698364.3705350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:04:47Z","timestamp":1755907487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705350"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,16]]},"references-count":26,"alternative-id":["10.1145\/3698364.3705350","10.1145\/3698364"],"URL":"https:\/\/doi.org\/10.1145\/3698364.3705350","relation":{},"subject":[],"published":{"date-parts":[[2025,3,16]]},"assertion":[{"value":"2025-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}