{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:09:35Z","timestamp":1764842975240,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T00:00:00Z","timestamp":1742083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,16]]},"DOI":"10.1145\/3698364.3705354","type":"proceedings-article","created":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:22:31Z","timestamp":1741890151000},"page":"116-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["HeLO: A\n            <u>He<\/u>\n            terogeneous\n            <u>L<\/u>\n            ogic\n            <u>O<\/u>\n            ptimization Framework by Hierarchical Clustering and Graph Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1322-5642","authenticated-orcid":false,"given":"Yuan","family":"Pu","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9370-4504","authenticated-orcid":false,"given":"Fangzhou","family":"Liu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4909-6588","authenticated-orcid":false,"given":"Zhuolun","family":"He","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2698-141X","authenticated-orcid":false,"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3744-2083","authenticated-orcid":false,"given":"Rongliang","family":"Fu","sequence":"additional","affiliation":[{"name":"Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1694-5047","authenticated-orcid":false,"given":"Ziyi","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"Chinese University of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2025,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1201\/b19714"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184633"},{"key":"e_1_3_2_1_4_1","first-page":"133","article-title":"An efficient logic synthesis methodology for mixed XOR AND\/OR dominated circuits","author":"Amar\u00fa L.","year":"2013","unstructured":"L. Amar\u00fa, P.-E. Gaillardon, and G. De Micheli, ''MIXSyn: An efficient logic synthesis methodology for mixed XOR AND\/OR dominated circuits,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2013, pp. 133--138.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"A logic synthesis framework driven by artificial intelligence","author":"Neto W. L.","year":"2019","unstructured":"W. L. Neto, M. Austin, S. Temple, L. Amaru, X. Tang, and P.-E. Gaillardon, ''LSOracle: A logic synthesis framework driven by artificial intelligence,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2019, pp. 1--6.","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_6_1","first-page":"670","article-title":"scalable mixed synthesis framework for heterogeneous networks","author":"Austin M.","year":"2020","unstructured":"M. Austin, S. Temple, W. L. Neto, L. Amar\u00f9, X. Tang, and P.-E. Gaillardon, ''A scalable mixed synthesis framework for heterogeneous networks,'' in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2020, pp. 670--673.","journal-title":"IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE)"},{"key":"e_1_3_2_1_7_1","first-page":"134","volume-title":"DDECS","author":"H\u00e1le\u010dek I.","year":"2017","unstructured":"I. H\u00e1le\u010dek, P. Fi\u0161er, and J. Schmidt, ''Are xors in logic synthesis really necessary?'' in Proc. DDECS, 2017, pp. 134--139."},{"key":"e_1_3_2_1_8_1","first-page":"532","article-title":"Dag-aware aig rewriting a fresh look at combinational logic synthesis","author":"Mishchenko A.","year":"2006","unstructured":"A. Mishchenko, S. Chatterjee, and R. Brayton, ''Dag-aware aig rewriting a fresh look at combinational logic synthesis,'' in ACM\/IEEE Design Automation Conference (DAC), 2006, pp. 532--535.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_9_1","volume-title":"Marakkalage et al., ''The EPFL logic synthesis libraries,'' arXiv preprint arXiv:1805.05121","author":"Soeken M.","year":"2018","unstructured":"M. Soeken, H. Riener, W. Haaswijk, E. Testa, B. Schmitt, G. Meuli, F. Mozafari, S.-Y. Lee, A. T. Calvino, D. S. Marakkalage et al., ''The EPFL logic synthesis libraries,'' arXiv preprint arXiv:1805.05121, 2018."},{"key":"e_1_3_2_1_10_1","first-page":"151","article-title":"novel basis for logic rewriting","author":"Haaswijk W.","year":"2017","unstructured":"W. Haaswijk, M. Soeken, L. Amar\u00fa, P.-E. Gaillardon, and G. De Micheli, ''A novel basis for logic rewriting,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2017, pp. 151--156.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_11_1","volume-title":"Gamora: Graph learning based symbolic reasoning for large-scale boolean networks,'' arXiv preprint arXiv:2303.08256","author":"Wu N.","year":"2023","unstructured":"N. Wu, Y. Li, C. Hao, S. Dai, C. Yu, and Y. Xie, ''Gamora: Graph learning based symbolic reasoning for large-scale boolean networks,'' arXiv preprint arXiv:2303.08256, 2023."},{"key":"e_1_3_2_1_12_1","volume-title":"How powerful are graph neural networks?'' arXiv preprint arXiv:1810.00826","author":"Xu K.","year":"2018","unstructured":"K. Xu, W. Hu, J. Leskovec, and S. Jegelka, ''How powerful are graph neural networks?'' arXiv preprint arXiv:1810.00826, 2018."},{"issue":"9","key":"e_1_3_2_1_13_1","first-page":"12","article-title":"A reduction of a graph to a canonical form and an algebra arising during this reduction","volume":"2","author":"Leman A.","year":"1968","unstructured":"A. Leman and B. Weisfeiler, ''A reduction of a graph to a canonical form and an algebra arising during this reduction,'' Nauchno-Technicheskaya Informatsiya, vol. 2, no. 9, pp. 12--16, 1968.","journal-title":"Nauchno-Technicheskaya Informatsiya"},{"key":"e_1_3_2_1_14_1","volume-title":"D-vae: A variational autoencoder for directed acyclic graphs,'' Annual Conference on Neural Information Processing Systems (NIPS)","author":"Zhang M.","year":"2019","unstructured":"M. Zhang, S. Jiang, Z. Cui, R. Garnett, and Y. Chen, ''D-vae: A variational autoencoder for directed acyclic graphs,'' Annual Conference on Neural Information Processing Systems (NIPS), vol. 32, 2019."},{"key":"e_1_3_2_1_15_1","volume-title":"Directed acyclic graph neural networks,'' arXiv preprint arXiv:2101.07965","author":"Thost V.","year":"2021","unstructured":"V. Thost and J. Chen, ''Directed acyclic graph neural networks,'' arXiv preprint arXiv:2101.07965, 2021."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"IEEE","author":"Shi Z.","year":"2023","unstructured":"Z. Shi, H. Pan, S. Khan, M. Li, Y. Liu, J. Huang, H.-L. Zhen, M. Yuan, Z. Chu, and Q. Xu, ''Deepgate2: Functionality-aware circuit representation learning,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2023, pp. 1--9."},{"key":"e_1_3_2_1_18_1","volume-title":"Deepsat: An eda-driven learning framework for sat,'' arXiv preprint","author":"Li M.","year":"2022","unstructured":"M. Li, Z. Shi, Q. Lai, S. Khan, S. Cai, and Q. Xu, ''Deepsat: An eda-driven learning framework for sat,'' arXiv preprint, 2022."},{"key":"e_1_3_2_1_19_1","article-title":"arithmetic block identification with graph learning and network flow","author":"Wang Z.","year":"2022","unstructured":"Z. Wang, Z. He, C. Bai, H. Yang, and B. Yu, ''Efficient arithmetic block identification with graph learning and network flow,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"e_1_3_2_1_21_1","volume-title":"The EPFL combinational benchmark suite,'' in IEEE\/ACM International Workshop on Logic Synthesis","author":"Amar\u00fa L.","year":"2015","unstructured":"L. Amar\u00fa, P.-E. Gaillardon, and G. De Micheli, ''The EPFL combinational benchmark suite,'' in IEEE\/ACM International Workshop on Logic Synthesis, 2015."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"e_1_3_2_1_23_1","unstructured":"''Opencores '' https:\/\/opencores.org\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_25_1","article-title":"End-to-end automatic logic optimization exploration via domain-specific multi-armed bandit","author":"Neto W. L.","year":"2022","unstructured":"W. L. Neto, Y. Li, P.-E. Gaillardon, and C. Yu, ''Flowtune: End-to-end automatic logic optimization exploration via domain-specific multi-armed bandit,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"ISPD '25: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Austin TX USA","acronym":"ISPD '25"},"container-title":["Proceedings of the 2025 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705354","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3698364.3705354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:04:40Z","timestamp":1755907480000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3705354"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,16]]},"references-count":26,"alternative-id":["10.1145\/3698364.3705354","10.1145\/3698364"],"URL":"https:\/\/doi.org\/10.1145\/3698364.3705354","relation":{},"subject":[],"published":{"date-parts":[[2025,3,16]]},"assertion":[{"value":"2025-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}