{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:11:45Z","timestamp":1773249105849,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T00:00:00Z","timestamp":1742083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,16]]},"DOI":"10.1145\/3698364.3709127","type":"proceedings-article","created":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:22:31Z","timestamp":1741890151000},"page":"209-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Invited: Physical Design for Advanced 3D ICs: Challenges and Solutions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5995-4763","authenticated-orcid":false,"given":"Yuxuan","family":"Zhao","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6820-7064","authenticated-orcid":false,"given":"Lancheng","family":"Zou","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2025,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_2_1","volume-title":"Through-silicon via (TSV),'' Proceedings of the IEEE","author":"Motoyoshi M.","unstructured":"M. Motoyoshi, ''Through-silicon via (TSV),'' Proceedings of the IEEE, vol. 97, no. 1, pp. 43--48, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2666604"},{"key":"e_1_3_2_1_4_1","first-page":"432","article-title":"25.2 A 1.2 V 8Gb 8-channel 128GB\/s highbandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"Lee D. U.","year":"2014","unstructured":"D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim, Y. J. Park, J. H. Kim, D. S. Kim, H. B. Park, J. W. Shin et al., ''25.2 A 1.2 V 8Gb 8-channel 128GB\/s highbandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV,'' in IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2014, pp. 432--433.","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC). IEEE"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3285896"},{"key":"e_1_3_2_1_6_1","first-page":"314","volume-title":"IEEE","author":"Premachandran C.","year":"2008","unstructured":"C. Premachandran, J. Lau, L. Xie, A. Khairyanto, K. Chen, M. E. P. Pa, M. Chew, andW. K. Choi, ''A novel, wafer-level stacking method for low-chip yield and nonuniform, chip-size wafers for MEMS and 3D SIP applications,'' in IEEE Electronic Components and Technology Conference. IEEE, 2008, pp. 314--318."},{"key":"e_1_3_2_1_7_1","first-page":"576","volume-title":"IEEE","author":"Chen Y.","year":"2020","unstructured":"Y. Chen, C. Yang, C. Kuo, M. Chen, C. Tung, W. Chiou, and D. Yu, ''Ultra high density soic with sub-micron bond pitch,'' in IEEE Electronic Components and Technology Conference. IEEE, 2020, pp. 576--581."},{"issue":"7","key":"e_1_3_2_1_8_1","first-page":"x86","article-title":"Zen 4","volume":"5","author":"Munger B.","unstructured":"B. Munger, K. Wilcox, J. Sniderman, C. Tung, B. Johnson, R. Schreiber, C. Henrion, K. Gillespie, T. Burd, H. Fair et al., ''''Zen 4'': The AMD 5nm 5.7 GHz x86--64 microprocessor core,'' in IEEE International Solid-State Circuits Conference (ISSCC), 2023, pp. 38--39.","journal-title":"The AMD 5nm"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454529"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"e_1_3_2_1_11_1","first-page":"925","volume-title":"IEEE","author":"Pentapati S. S. K.","year":"2021","unstructured":"S. S. K. Pentapati and S. K. Lim, ''Heterogeneous monolithic 3D ICs: Eda solutions, and power, performance, cost tradeoffs,'' in ACM\/IEEE Design Automation Conference (DAC). IEEE, 2021, pp. 925--930."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"IEEE","author":"Brunet L.","year":"2021","unstructured":"L. Brunet, S. Reboh, T. Januel, X. Garros, T. M. Frutuoso, M. Cass\u00e9, B. Skl\u00e9nard, L. Br\u00e9vard, M. Ribotta, A. Magalhaes-Lucas et al., ''Record performance of 500\u00b0 c low-temperature nMOSFETs for 3D sequential integration using a smart cut tm layer transfer module,'' in 2021 Symposium on VLSI Technology. IEEE, 2021, pp. 1--2."},{"key":"e_1_3_2_1_13_1","volume-title":"Cadence Innovus implementation system,'' https:\/\/www.cadence.com","author":"Cadence","year":"2024","unstructured":"Cadence, ''Cadence Innovus implementation system,'' https:\/\/www.cadence.com, 2024, accessed: 2024--12-04."},{"key":"e_1_3_2_1_14_1","unstructured":"Synopsys ''Synopsys IC Compiler '' https:\/\/www.synopsys.com 2024 accessed: 2024--12-04."},{"key":"e_1_3_2_1_15_1","first-page":"1","article-title":"Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools","author":"Chang K.","year":"2016","unstructured":"K. Chang, S. Sinha, B. Cline, R. Southerland, M. Doherty, G. Yeric, and S. K. Lim, ''Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2016, pp. 1--8.","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"e_1_3_2_1_17_1","first-page":"90","article-title":"Compact-2D: A physical design methodology to build commercial-quality face-to-face-bonded 3D ICs","author":"Ku B. W.","year":"2018","unstructured":"B. W. Ku, K. Chang, and S. K. Lim, ''Compact-2D: A physical design methodology to build commercial-quality face-to-face-bonded 3D ICs,'' in ACM International Symposium on Physical Design (ISPD), 2018, pp. 90--97.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs","author":"Pentapati S. S. K.","year":"2020","unstructured":"S. S. K. Pentapati, K. Chang, V. Gerousis, R. Sengupta, and S. K. Lim, ''Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2020, pp. 1--9.","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_19_1","first-page":"47","article-title":"Placement-driven partitioning for congestion mitigation in monolithic 3d ic designs","author":"Panth S.","year":"2014","unstructured":"S. Panth, K. Samadi, Y. Du, and S. K. Lim, ''Placement-driven partitioning for congestion mitigation in monolithic 3d ic designs,'' in ACM International Symposium on Physical Design (ISPD), 2014, pp. 47--54.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"IEEE","author":"Lu Y.-C.","year":"2020","unstructured":"Y.-C. Lu, S. S. K. Pentapati, L. Zhu, K. Samadi, and S. K. Lim, ''Tp-gnn: A graph neural network framework for tier partitioning in monolithic 3d ics,'' in ACM\/IEEE Design Automation Conference (DAC). IEEE, 2020, pp. 1--6."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"analytical placement with heterogeneous technology nodes","author":"Chen Y.-J.","year":"2024","unstructured":"Y.-J. Chen, C.-H. Hsieh, P.-H. Su, S.-H. Chen, and Y.-W. Chang, ''Mixed-size 3d analytical placement with heterogeneous technology nodes,'' in ACM\/IEEE Design Automation Conference (DAC), 2024, pp. 1--6.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_23_1","article-title":"placement with bistratal wirelength model and gpu acceleration","author":"Liao P.","year":"2023","unstructured":"P. Liao, Y. Zhao, D. Guo, Y. Lin, and B. Yu, ''Analytical die-to-die 3d placement with bistratal wirelength model and gpu acceleration,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_24_1","article-title":"placement with macros","author":"Zhao Y.","year":"2024","unstructured":"Y. Zhao, P. Liao, S. Liu, J. Jiang, Y. Lin, and B. Yu, ''Analytical heterogeneous die-to-die 3d placement with macros,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"e_1_3_2_1_26_1","first-page":"852","volume-title":"Circuits and Systems. IEEE","author":"Sawicki S.","year":"2009","unstructured":"S. Sawicki, G. Wilke, M. Johann, and R. Reis, ''A cells and i\/o pins partitioning refinement algorithm for 3d vlsi circuits,'' in IEEE International Conference on Electronics, Circuits and Systems. IEEE, 2009, pp. 852--855."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62910"},{"key":"e_1_3_2_1_29_1","first-page":"526","article-title":"Multilevel hypergraph partitioning: Application in vlsi domain","author":"Karypis G.","year":"1997","unstructured":"G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, ''Multilevel hypergraph partitioning: Application in vlsi domain,'' in ACM\/IEEE Design Automation Conference (DAC), 1997, pp. 526--529.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"System-level comparison of power delivery design for 2d and 3d ics,'' in IEEE International 3D Systems Integration Conference (3DIC)","author":"Khan N. H.","year":"2009","unstructured":"N. H. Khan, S. M. Alam, and S. Hassoun, ''System-level comparison of power delivery design for 2d and 3d ics,'' in IEEE International 3D Systems Integration Conference (3DIC), 2009, pp. 1--7."},{"key":"e_1_3_2_1_31_1","first-page":"1","article-title":"P\/g tsv planning for ir-drop reduction in 3d-ics","author":"Wang S.","year":"2014","unstructured":"S. Wang, F. Firouzi, F. Oboril, and M. B. Tahoori, ''P\/g tsv planning for ir-drop reduction in 3d-ics,'' in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2014, pp. 1--6.","journal-title":"IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE)"},{"key":"e_1_3_2_1_32_1","first-page":"57","article-title":"A multi-story power delivery technique for 3d integrated circuits","author":"Jain P.","year":"2008","unstructured":"P. Jain, T.-H. Kim, J. Keane, and C. H. Kim, ''A multi-story power delivery technique for 3d integrated circuits,'' in IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2008, pp. 57--62.","journal-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038165"},{"key":"e_1_3_2_1_34_1","first-page":"1","article-title":"Tier-partitioning for power delivery vs cooling tradeoff in 3d vlsi for mobile applications","author":"Panth S.","year":"2015","unstructured":"S. Panth, K. Samadi, Y. Du, and S. K. Lim, ''Tier-partitioning for power delivery vs cooling tradeoff in 3d vlsi for mobile applications,'' in ACM\/IEEE Design Automation Conference (DAC), 2015, pp. 1--6.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_35_1","first-page":"1","article-title":"Frequency and time domain analysis of power delivery network for monolithic 3d ics","author":"Chang K.","year":"2017","unstructured":"K. Chang, S. Das, S. Sinha, B. Cline, G. Yeric, and S. K. Lim, ''Frequency and time domain analysis of power delivery network for monolithic 3d ics,'' in IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017, pp. 1--6.","journal-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3561108"},{"key":"e_1_3_2_1_37_1","volume-title":"2023 ICCAD CAD Contest Problem B: 3D placement with macros,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hu K.-S.","year":"2023","unstructured":"K.-S. Hu, H.-Y. Chi, I.-J. Lin, Y.-H.Wu,W.-H. Chen, and Y.-T. Hsieh, ''2023 ICCAD CAD Contest Problem B: 3D placement with macros,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023."},{"key":"e_1_3_2_1_38_1","first-page":"573","article-title":"Clock routing for high-performance ics","author":"Jackson M. A.","year":"1991","unstructured":"M. A. Jackson, A. Srinivasan, and E. S. Kuh, ''Clock routing for high-performance ics,'' in ACM\/IEEE Design Automation Conference (DAC), 1991, pp. 573--579.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"e_1_3_2_1_40_1","first-page":"347","volume-title":"IEEE","author":"Zhao X.","year":"2012","unstructured":"X. Zhao and S. K. Lim, ''Through-silicon-via-induced obstacle-aware clock tree synthesis for 3d ics,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC). IEEE, 2012, pp. 347--352."},{"key":"e_1_3_2_1_41_1","first-page":"504","article-title":"Buffered clock tree synthesis for 3d ics under thermal variations","author":"Minz J.","year":"2008","unstructured":"J. Minz, X. Zhao, and S. K. Lim, ''Buffered clock tree synthesis for 3d ics under thermal variations,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2008, pp. 504--509.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"e_1_3_2_1_43_1","first-page":"335","volume-title":"IEEE","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim, R. O. Topaloglu, and S. K. Lim, ''Block-level 3d ic design with through-silicon-via planning,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC). IEEE, 2012, pp. 335--340."},{"key":"e_1_3_2_1_44_1","first-page":"62","article-title":"On legalization of die bonding bumps and pads for 3d ics","author":"Pentapati S.","year":"2023","unstructured":"S. Pentapati, A. Agnesina, M. Brunion, Y.-H. Huang, and S. K. Lim, ''On legalization of die bonding bumps and pads for 3d ics,'' in ACM International Symposium on Physical Design (ISPD), 2023, pp. 62--70.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_45_1","first-page":"37","article-title":"Macro-3D: A physical design methodology for face-to-face-stacked heterogeneous 3D ICs","author":"Bamberg L.","year":"2020","unstructured":"L. Bamberg, A. Garc\u00eda-Ortiz, L. Zhu, S. Pentapati, S. K. Lim et al., ''Macro-3D: A physical design methodology for face-to-face-stacked heterogeneous 3D ICs,'' in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2020, pp. 37--42.","journal-title":"IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE)"},{"key":"e_1_3_2_1_46_1","first-page":"661","article-title":"Improved algorithms for hypergraph bipartitioning","author":"Caldwell A. E.","year":"2000","unstructured":"A. E. Caldwell, A. B. Kahng, and I. L. Markov, ''Improved algorithms for hypergraph bipartitioning,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2000, pp. 661--666.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3529090"},{"key":"e_1_3_2_1_48_1","article-title":"Hier-rtlmp: A hierarchical automatic macro placer for large-scale complex ip blocks","author":"Kahng A. B.","year":"2023","unstructured":"A. B. Kahng, R. Varadarajan, and Z. Wang, ''Hier-rtlmp: A hierarchical automatic macro placer for large-scale complex ip blocks,'' IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2023.","journal-title":"IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_49_1","article-title":"Dg-replace: A dataflow-driven gpu-accelerated analytical global placement framework for machine learning accelerators","author":"Kahng A. B.","year":"2024","unstructured":"A. B. Kahng and Z. Wang, ''Dg-replace: A dataflow-driven gpu-accelerated analytical global placement framework for machine learning accelerators,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2944330"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2992644"},{"key":"e_1_3_2_1_52_1","first-page":"1","volume-title":"IEEE","author":"He Z.","year":"2021","unstructured":"Z. He, Z. Wang, C. Bai, H. Yang, and B. Yu, ''Graph learning-based arithmetic block identification,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2021, pp. 1--8."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"e_1_3_2_1_54_1","first-page":"1","volume-title":"IEEE","author":"Wang Z.","year":"2023","unstructured":"Z. Wang, S. Liu, Y. Pu, S. Chen, T.-Y. Ho, and B. Yu, ''Restructure-tolerant timing prediction via multimodal fusion,'' in ACM\/IEEE Design Automation Conference (DAC). IEEE, 2023, pp. 1--6."},{"key":"e_1_3_2_1_55_1","first-page":"1","article-title":"align and generalize: Learning a timing predictor from different technology nodes","author":"Zhang X.","year":"2024","unstructured":"X. Zhang, B. Zhu, F. Liu, Z. Wang, P. Xu, H. Xu, and B. Yu, ''Disentangle, align and generalize: Learning a timing predictor from different technology nodes,'' in ACM\/IEEE Design Automation Conference (DAC), 2024, pp. 1--6.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_56_1","article-title":"Bridging the gap between emulation partitioning and scheduling","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, W. Zhao, Y. Pu, L. Chen, W. W. K. Thong, W. Sheng, T.-Y. Ho, and B. Yu, ''Parsgcn: Bridging the gap between emulation partitioning and scheduling,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_57_1","article-title":"A powerful pre-training framework for learning the logic functionality of circuits","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, C. Bai, Z. He, G. Zhang, Q. Xu, T.-Y. Ho, Y. Huang, and B. Yu, ''Fgnn2: A powerful pre-training framework for learning the logic functionality of circuits,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3227815"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3488577"},{"key":"e_1_3_2_1_60_1","first-page":"1821","article-title":"placement with deep learningenabled explicit routability optimization","author":"Liu S.","year":"2021","unstructured":"S. Liu, Q. Sun, P. Liao, Y. Lin, and B. Yu, ''Global placement with deep learningenabled explicit routability optimization,'' in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2021, pp. 1821--1824.","journal-title":"IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE)"},{"key":"e_1_3_2_1_61_1","first-page":"1","article-title":"Mitigating distribution shift for congestion optimization in global placement","author":"Zheng S.","year":"2023","unstructured":"S. Zheng, L. Zou, S. Liu, Y. Lin, B. Yu, and M. Wong, ''Mitigating distribution shift for congestion optimization in global placement,'' in ACM\/IEEE Design Automation Conference (DAC), 2023, pp. 1--6.","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_62_1","first-page":"1","volume-title":"IEEE","author":"Zheng S.","year":"2023","unstructured":"S. Zheng, L. Zou, P. Xu, S. Liu, B. Yu, and M. Wong, ''Lay-net: Grafting netlist knowledge on layout-based congestion prediction,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2023, pp. 1--9."},{"key":"e_1_3_2_1_63_1","first-page":"169","article-title":"Three-dimensional integrated circuits (3d ic) floorplan and power\/ground network co-synthesis","author":"Falkenstern P.","year":"2010","unstructured":"P. Falkenstern, Y. Xie, Y.-W. Chang, and Y. Wang, ''Three-dimensional integrated circuits (3d ic) floorplan and power\/ground network co-synthesis,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2010, pp. 169--174.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_64_1","volume-title":"Ml-based finegrained modeling of dc current crowding in power delivery tsvs for face-to-face 3d ics,'' in ACM International Symposium on Physical Design (ISPD)","author":"Yang Z.","year":"2025","unstructured":"Z. Yang, Z. Zhuang, B. Yu, T.-Y. Ho, M. D. F. Wong, and S. K. Lim, ''Ml-based finegrained modeling of dc current crowding in power delivery tsvs for face-to-face 3d ics,'' in ACM International Symposium on Physical Design (ISPD), 2025."},{"key":"e_1_3_2_1_65_1","first-page":"1","article-title":"Hetero-3d: Maximizing performance and power delivery benefits of heterogeneous 3d ics","author":"Zhu L.","year":"2024","unstructured":"L. Zhu, J. Hu, G. Murali, and S. K. Lim, ''Hetero-3d: Maximizing performance and power delivery benefits of heterogeneous 3d ics,'' in IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2024, pp. 1--6.","journal-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"e_1_3_2_1_66_1","first-page":"1","article-title":"Reliable power delivery and analysis of power-supply noise during testing in monolithic 3d ics","author":"Koneru A.","year":"2019","unstructured":"A. Koneru, A. Todri-Sanial, and K. Chakrabarty, ''Reliable power delivery and analysis of power-supply noise during testing in monolithic 3d ics,'' in IEEE VLSI Test Symposium (VTS), 2019, pp. 1--6.","journal-title":"IEEE VLSI Test Symposium (VTS)"},{"key":"e_1_3_2_1_67_1","first-page":"780","volume-title":"IEEE","author":"Cong J.","year":"2007","unstructured":"J. Cong, G. Luo, J. Wei, and Y. Zhang, ''Thermal-aware 3d ic placement via transformation,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC). IEEE, 2007, pp. 780--785."},{"key":"e_1_3_2_1_68_1","first-page":"1","volume-title":"IEEE","author":"Lin J.-M.","year":"2023","unstructured":"J.-M. Lin, Y.-C. Lin, H. Kung, and W.-Y. Lin, ''Hyplace-3d: A hybrid placement approach for 3d ics using space transformation technique,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2023, pp. 1--8."},{"key":"e_1_3_2_1_69_1","volume-title":"iPL-3D: A novel bilevel programming model for die-to-die placement,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhao X.","year":"2023","unstructured":"X. Zhao, S. Chen, Y. Qiu, J. Li, Z. Huang, B. Xie, X. Li, and Y. Bao, ''iPL-3D: A novel bilevel programming model for die-to-die placement,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2023."},{"key":"e_1_3_2_1_70_1","first-page":"11","article-title":"Electrostatics based placement for 3D-ICs","author":"Lu J.","year":"2016","unstructured":"J. Lu, H. Zhuang, I. Kang, P. Chen, and C.-K. Cheng, ''ePlace-3D: Electrostatics based placement for 3D-ICs,'' in ACM International Symposium on Physical Design (ISPD), 2016, pp. 11--18.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_71_1","first-page":"486","article-title":"Clock tree embedding for 3d ics","author":"Kim T.-Y.","year":"2010","unstructured":"T.-Y. Kim and T. Kim, ''Clock tree embedding for 3d ics,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2010, pp. 486--491.","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"e_1_3_2_1_72_1","first-page":"300","article-title":"Tsv-aware topology generation for 3d clock tree synthesis","author":"Liu W.","year":"2013","unstructured":"W. Liu, H. Du, Y. Wang, Y. Ma, Y. Xie, J. Quan, and H. Yang, ''Tsv-aware topology generation for 3d clock tree synthesis,'' in IEEE International Symposium on Quality Electronic Design (ISQED), 2013, pp. 300--307.","journal-title":"IEEE International Symposium on Quality Electronic Design (ISQED)"},{"key":"e_1_3_2_1_73_1","first-page":"171","article-title":"Design and cad methodologies for low power gate-level monolithic 3d ics","author":"Panth S. A.","year":"2014","unstructured":"S. A. Panth, K. Samadi, Y. Du, and S. K. Lim, ''Design and cad methodologies for low power gate-level monolithic 3d ics,'' in IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2014, pp. 171--176.","journal-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003708"},{"key":"e_1_3_2_1_75_1","first-page":"21","volume-title":"Tsv array utilization in low-power 3d clock network design,'' in Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design","author":"Zhao X.","year":"2012","unstructured":"X. Zhao and S. K. Lim, ''Tsv array utilization in low-power 3d clock network design,'' in Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design, 2012, pp. 21--26."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3588570"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2024707"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2307488"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626958"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_2_1_81_1","first-page":"75","article-title":"Routing-aware legal hybrid bonding terminal assignment for 3D face-to-face stacked ics","author":"Liu S.","year":"2024","unstructured":"S. Liu, J. Jiang, Z. He, Z. Wang, Y. Lin, B. Yu, and M. Wong, ''Routing-aware legal hybrid bonding terminal assignment for 3D face-to-face stacked ics,'' in ACM International Symposium on Physical Design (ISPD), 2024, pp. 75--82.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530602"},{"key":"e_1_3_2_1_83_1","first-page":"635","volume-title":"IEEE","author":"Geng H.","year":"2022","unstructured":"H. Geng, T. Chen, Q. Sun, and B. Yu, ''Techniques for cad tool parameter autotuning in physical synthesis: A survey,'' in IEEE\/ACM Asia and South Pacific Design Automation Conference (ASPDAC). IEEE, 2022, pp. 635--640."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3597931"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3167858"},{"key":"e_1_3_2_1_86_1","first-page":"1","volume-title":"IEEE","author":"Xu P.","year":"2024","unstructured":"P. Xu, S. Zheng, Y. Ye, C. Bai, S. Xu, H. Geng, T.-Y. Ho, and B. Yu, ''Ranktuner: When design tool parameter tuning meets preference bayesian optimization,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2024, pp. 1--7."},{"key":"e_1_3_2_1_87_1","first-page":"1","article-title":"Ml-based physical design parameter optimization for 3d ics: From parameter selection to optimization","author":"Hsiao H.-H.","year":"2024","unstructured":"H.-H. Hsiao, P. Vanna-Iampikul, Y.-C. Lu, and S. K. Lim, ''Ml-based physical design parameter optimization for 3d ics: From parameter selection to optimization,'' in ACM International Symposium on Physical Design (ISPD), 2024, pp. 1--6.","journal-title":"ACM International Symposium on Physical Design (ISPD)"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"e_1_3_2_1_89_1","first-page":"1","volume-title":"IEEE","author":"Pu Y.","year":"2024","unstructured":"Y. Pu, Z. He, T. Qiu, H. Wu, and B. Yu, ''Customized retrieval augmented generation and benchmarking for eda tool documentation qa,'' in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2024, pp. 1--9."}],"event":{"name":"ISPD '25: International Symposium on Physical Design","location":"Austin TX USA","acronym":"ISPD '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2025 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3709127","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3698364.3709127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:04:18Z","timestamp":1755907458000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3709127"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,16]]},"references-count":89,"alternative-id":["10.1145\/3698364.3709127","10.1145\/3698364"],"URL":"https:\/\/doi.org\/10.1145\/3698364.3709127","relation":{},"subject":[],"published":{"date-parts":[[2025,3,16]]},"assertion":[{"value":"2025-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}