{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:40:11Z","timestamp":1755909611822,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T00:00:00Z","timestamp":1742083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"JUMP 2.0 Center Program","award":["CHIMES 3136.002"],"award-info":[{"award-number":["CHIMES 3136.002"]}]},{"name":"Ministry of Trade, Industry & Energy of South Korea","award":["415187652, RS-2023-00234159"],"award-info":[{"award-number":["415187652, RS-2023-00234159"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,16]]},"DOI":"10.1145\/3698364.3709128","type":"proceedings-article","created":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:22:31Z","timestamp":1741890151000},"page":"242-250","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Invited: Modeling and Design Methodology for Backside Integration of Voltage Converters"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7365-2615","authenticated-orcid":false,"given":"Amaan","family":"Rahman","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5343-4745","authenticated-orcid":false,"given":"Hang","family":"Yang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2541-8767","authenticated-orcid":false,"given":"Cong","family":"Hao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2267-5282","authenticated-orcid":false,"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Chip Scale Review . [n. d.]. Backside Power Delivery - How to Power Chips from the Backside: Benefits and Building Blocks of a Backside Power Delivery Network. https:\/\/chipscalereview.com\/wp-content\/uploads\/flipbook\/30\/book.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"key":"e_1_3_2_1_4_1","volume-title":"Anne Jourdain, Sofiane Guissi, Pieter Weckx, Julien Ryckaert, Geert Van Der Plaas, Alessio Spessot, Eric Beyne, and Anda Mocuta.","author":"Chava Bharani","year":"2019","unstructured":"Bharani Chava, Khaja Ahmad Shaik, Anne Jourdain, Sofiane Guissi, Pieter Weckx, Julien Ryckaert, Geert Van Der Plaas, Alessio Spessot, Eric Beyne, and Anda Mocuta. 2019. Backside power delivery as a scaling knob for future systems. In Design-Process-Technology Co-optimization for Manufacturability XIII, Vol. 10962. SPIE, 19--24."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11664-020-08148-0"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3051250"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","unstructured":"W. Hafez et al. 2023. Intel PowerVia Technology: Backside Power Delivery for High Density and High-Performance Computing. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits). 1--2. https: \/\/doi.org\/10.23919\/VLSITechnologyandCir57934.2023.10185208","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185208"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870240"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3033832"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185330"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406030"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897335"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3149589"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.325"},{"key":"e_1_3_2_1_16_1","volume-title":"Backside Power Delivery Gears Up For 2nm De- vices. https:\/\/semiengineering.com\/backside-power-delivery-gears-up-for-2nm- devices\/. FEBRUARY 26TH","author":"Peters Laura","year":"2024","unstructured":"Laura Peters. 2024. Backside Power Delivery Gears Up For 2nm De- vices. https:\/\/semiengineering.com\/backside-power-delivery-gears-up-for-2nm- devices\/. FEBRUARY 26TH, 2024 - Reported on Semiconductor Engineering.."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"Divya Prasad et al. 2019. Buried Power Rails and Back-side Power Grids: Arm \u00ae CPU Power Delivery Network Design Beyond 5nm. 2019 IEEE Inter- national Electron Devices Meeting (IEDM) (Dec. 2019) 19.1.1--19.1.4. https: \/\/doi.org\/10.1109\/IEDM19573.2019.8993617 Conference Name: 2019 IEEE In- ternational Electron Devices Meeting (IEDM) ISBN: 9781728140322 Place: San Francisco CA USA Publisher: IEEE.","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731234"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921209"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00071"},{"key":"e_1_3_2_1_22_1","volume-title":"2021 IEEE International Interconnect Technology Conference (IITC). IEEE, 1--3.","author":"Sisto Giuliano","year":"2021","unstructured":"Giuliano Sisto, Bilal Chehab, Bertrand Genneret, R Baert, Rongmei Chen, Pieter Weckx, Julien Ryckaert, Richard Chou, G van Der Plas, Eric Beyne, et al . 2021. IR-drop analysis of hybrid bonded 3D-ICs with backside power delivery and \u00b5-& n-TSVs. In 2021 IEEE International Interconnect Technology Conference (IITC). IEEE, 1--3."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196316"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","unstructured":"H. Ye J. Gomez W. Chakraborty S. Spetalnick S. Dutta K. Ni A. Raychowdhury and S. Datta. 2020. Double-Gate W-Doped Amorphous Indium Oxide Transistors for Monolithic 3D Capacitorless Gain Cell eDRAM. In 2020 IEEE International Elec- tron Devices Meeting (IEDM). 28.3.1--28.3.4. https:\/\/doi.org\/10.1109\/IEDM13553. 2020.9371981","DOI":"10.1109\/IEDM13553"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3138865"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2022.3194133"}],"event":{"name":"ISPD '25: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Austin TX USA","acronym":"ISPD '25"},"container-title":["Proceedings of the 2025 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3709128","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3698364.3709128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:04:23Z","timestamp":1755907463000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3698364.3709128"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,16]]},"references-count":29,"alternative-id":["10.1145\/3698364.3709128","10.1145\/3698364"],"URL":"https:\/\/doi.org\/10.1145\/3698364.3709128","relation":{},"subject":[],"published":{"date-parts":[[2025,3,16]]},"assertion":[{"value":"2025-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}