{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:21:33Z","timestamp":1777735293284,"version":"3.51.4"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T00:00:00Z","timestamp":1731024000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SERB, Government of India","award":["SRG\/2021\/001438"],"award-info":[{"award-number":["SRG\/2021\/001438"]}]},{"name":"Ministry of Education, Government of India, through the Prime Minister Research Fellowship","award":["PMRF ID: 3702919"],"award-info":[{"award-number":["PMRF ID: 3702919"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,1,31]]},"abstract":"<jats:p>\n            Due to the supply chain globalization of the semiconductor industry, securing heterogeneous System-on-Chip (SoC) is becoming necessary. A malicious alteration, inserting Hardware Trojan, infringement, or counterfeiting of design via Reverse Engineering (RE) is the primary reason. As RE allows attackers to uncover proprietary algorithms, design specifications, and other intellectual property, exploiting the design becomes easier. This has a havoc impact on the manufacturer\u2019s revenue as well as erodes consumer trust in the authenticity of the devices. This enforces a robust framework from the topmost design abstraction level to protect against RE attacks. This article proposed a robust, architectural synthesis-driven dual-phase functional obfuscation framework for securing Register Transfer Level design. In this framework, obfuscation is achieved for both the datapath (DP) and control unit (CU) of design. Further, the robustness of obfuscated design is tested against sophisticated DP and CU level attacks. Moreover, to protect the design from brute force attack, a Consecutive Design Mis-Authentication Prevention Mechanism (CDMAP) is proposed. The proposed framework is validated using six standard Hardware Accelerator (HA) benchmarks and evaluated based on design overhead and robustness for different key sizes. A significant improvement is achieved in terms of security (\u223c1800 times) and (\u223c5.2 times) and strength of obfuscation (\u223c1.87 \u00d7 10\n            <jats:sup>56<\/jats:sup>\n            times) and (\u223c5.94 \u00d7 10\n            <jats:sup>33<\/jats:sup>\n            times) at a lower design cost of around (\u223c20.4%) and (\u223c10.4%) compared to two closely related approaches.\n          <\/jats:p>\n          <jats:p\/>","DOI":"10.1145\/3701032","type":"journal-article","created":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T11:12:21Z","timestamp":1729163541000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["PROTECTS: Progressive Rtl Obfuscation with ThrEshold Control Technique during architectural Synthesis"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2160-3302","authenticated-orcid":false,"given":"Sonam","family":"Sharma","sequence":"first","affiliation":[{"name":"Center for Cyber Security and Data Privacy, Institute for Development and Research in Banking Technology, Hyderabad, India and School of Computer &amp; Information Sciences, University of Hyderabad, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9875-4315","authenticated-orcid":false,"given":"Dipanjan","family":"Roy","sequence":"additional","affiliation":[{"name":"Center for Cyber Security and Data Privacy, Institute for Development and Research in Banking Technology, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1540-5647","authenticated-orcid":false,"given":"Digambar","family":"Pawar","sequence":"additional","affiliation":[{"name":"School of Computer &amp; Information Sciences, University of Hyderabad, Hyderabad, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,8]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3049826"},{"issue":"3","key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/LES.2017.2774800","article-title":"Securing hardware accelerators: A new challenge for high-level synthesis","volume":"10","author":"Pilato Christian","year":"2017","unstructured":"Christian Pilato, Siddharth Garg, Kaijie Wu, Ramesh Karri, and Francesco Regazzoni. 2017. Securing hardware accelerators: A new challenge for high-level synthesis. IEEE Embedded Systems Letters 10, 3 (2017), 77\u201380.","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/j.future.2017.01.021","article-title":"Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesis","volume":"71","author":"Roy Dipanjan","year":"2017","unstructured":"Dipanjan Roy and Anirban Sengupta. 2017. Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesis. Future Generation Computer Systems 71 (2017), 89\u2013101.","journal-title":"Future Generation Computer Systems"},{"issue":"5","key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TVLSI.2007.896914","article-title":"IPP@ HDL: Efficient intellectual property protection scheme for IP cores","volume":"15","author":"Castillo Encarnacin","year":"2007","unstructured":"Encarnacin Castillo, Uwe Meyer-Baese, Antonio Garc\u00eda, Luis Parrilla, and Antonio Lloris. 2007. IPP@ HDL: Efficient intellectual property protection scheme for IP cores. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 5 (2007), 578\u2013591.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_6_2","first-page":"133","volume-title":"Proceedings of the 2016 International Great Lakes Symposium on VLSI","author":"Wang Xueyan","year":"2016","unstructured":"Xueyan Wang, Xiaotao Jia, Qiang Zhou, Yici Cai, Jianlei Yang, Mingze Gao, and Gang Qu. 2016. Secure and low-overhead circuit obfuscation technique with multiplexers. In Proceedings of the 2016 International Great Lakes Symposium on VLSI. IEEE, 133\u2013136."},{"key":"e_1_3_1_7_2","volume-title":"Low-Power High-Level Synthesis for Nanoscale CMOS Circuits","author":"Ranganathan Elias Kougianos Saraju P. Mohanty, and Nagarajan","year":"2008","unstructured":"Elias Kougianos Saraju P. Mohanty, and Nagarajan Ranganathan. 2008. Low-Power High-Level Synthesis for Nanoscale CMOS Circuits."},{"key":"e_1_3_1_8_2","volume-title":"High-Level Synthesis Blue Book","author":"Fingeroff Michael","year":"2010","unstructured":"Michael Fingeroff. 2010. High-Level Synthesis Blue Book."},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2018.2797620"},{"issue":"1","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MDT.2010.24","article-title":"Preventing IC piracy using reconfigurable logic barriers","volume":"27","author":"Baumgarten Alex","year":"2010","unstructured":"Alex Baumgarten, Akhilesh Tyagi, and Joseph Zambreno. 2010. Preventing IC piracy using reconfigurable logic barriers. IEEE Design & Test of Computers 27, 1 (2010), 66\u201375.","journal-title":"IEEE Design & Test of Computers"},{"key":"e_1_3_1_11_2","first-page":"655","volume-title":"Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference","author":"Meade Travis","year":"2016","unstructured":"Travis Meade, Shaojie Zhang, and Yier Jin. 2016. Netlist reverse engineering for high-level functionality reconstruction. In Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference. IEEE, 655\u2013660."},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"Proceedings of the 2022 Asian Hardware Oriented Security and Trust Symposium","author":"Cruz Jonathan","year":"2022","unstructured":"Jonathan Cruz, Pravin Gaikwad, and Swarup Bhunia. 2022. Analysis of hardware trojan resilience enabled through logic locking. In Proceedings of the 2022 Asian Hardware Oriented Security and Trust Symposium. 1\u20136. DOI:10.1109\/AsianHOST56390.2022.10022237"},{"key":"e_1_3_1_13_2","first-page":"228","volume-title":"Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition","author":"Joardar Biresh Kumar","year":"2020","unstructured":"Biresh Kumar Joardar, Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, and Krishnendu Chakrabarty. 2020. GRAMARCH: A GPU-ReRAM based heterogeneous architecture for neural image segmentation. In Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition. 228\u2013233. DOI:10.23919\/DATE48585.2020.9116273"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2023.3273852"},{"key":"e_1_3_1_15_2","first-page":"407","volume-title":"Proceedings of the 2018 19th International Symposium on Quality Electronic Design","author":"Islam Sheikh Ariful","year":"2018","unstructured":"Sheikh Ariful Islam and Srinivas Katkoori. 2018. High-level synthesis of key based obfuscated RTL datapaths. In Proceedings of the 2018 19th International Symposium on Quality Electronic Design. IEEE, 407\u2013412."},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Pilato Christian","year":"2018","unstructured":"Christian Pilato, Francesco Regazzoni, Ramesh Karri, and Siddharth Garg. 2018. TAO: Techniques for algorithm-level obfuscation during high-level synthesis. In Proceedings of the 55th Annual Design Automation Conference. 1\u20136."},{"issue":"7","key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1109\/TVLSI.2021.3074004","article-title":"ASSURE: RTL locking against an untrusted foundry","volume":"29","author":"Pilato Christian","year":"2021","unstructured":"Christian Pilato, Animesh Basak Chowdhury, Donatella Sciuto, Siddharth Garg, and Ramesh Karri. 2021. ASSURE: RTL locking against an untrusted foundry. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29, 7 (2021), 1306\u20131318.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_18_2","article-title":"Optimizing the use of behavioral locking for high-level synthesis","author":"Pilato Christian","year":"2022","unstructured":"Christian Pilato, Luca Collini, Luca Cassano, Donatella Sciuto, Siddharth Garg, and Ramesh Karri. 2022. Optimizing the use of behavioral locking for high-level synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42, 2 (2022), 462\u2013472.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"issue":"5","key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MDAT.2017.2735383","article-title":"Challenges and trends in modern SoC design verification","volume":"34","author":"Chen Wen","year":"2017","unstructured":"Wen Chen, Sandip Ray, Jayanta Bhadra, Magdy Abadir, and Li-C Wang. 2017. Challenges and trends in modern SoC design verification. IEEE Design & Test 34, 5 (2017), 7\u201322.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"1375","DOI":"10.1145\/3489517.3530635","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Pilato Christian","year":"2022","unstructured":"Christian Pilato, Donatella Sciuto, Benjamin Tan, Siddharth Garg, and Ramesh Karri. 2022. High-level design methods for hardware security: Is it the right choice? Invited. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. Association for Computing Machinery, New York, NY, USA, 1375\u20131378. DOI:10.1145\/3489517.3530635"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2023.3325607"},{"key":"e_1_3_1_23_2","first-page":"1","volume-title":"Proceedings of the USENIX Security Symposium","volume":"20","author":"Alkabani Yousra","year":"2007","unstructured":"Yousra Alkabani and Farinaz Koushanfar. 2007. Active hardware metering for intellectual property protection and security. In Proceedings of the USENIX Security Symposium, Vol. 20. 1\u201320."},{"key":"e_1_3_1_24_2","first-page":"490","volume-title":"Proceedings of the 38th Annual Design Automation Conference","author":"Koushanfar Farinaz","year":"2001","unstructured":"Farinaz Koushanfar and Gang Qu. 2001. Hardware metering. In Proceedings of the 38th Annual Design Automation Conference. 490\u2013493."},{"issue":"4","key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TCAD.2017.2729341","article-title":"Triple-phase watermarking for reusable IP core protection during architecture synthesis","volume":"37","author":"Sengupta Anirban","year":"2017","unstructured":"Anirban Sengupta, Dipanjan Roy, and Saraju P. Mohanty. 2017. Triple-phase watermarking for reusable IP core protection during architecture synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 4 (2017), 742\u2013755.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1145\/1080334.1080338","article-title":"Behavioral synthesis techniques for intellectual property protection","volume":"10","author":"Koushanfar Farinaz","year":"2005","unstructured":"Farinaz Koushanfar, Inki Hong, and Miodrag Potkonjak. 2005. Behavioral synthesis techniques for intellectual property protection. ACM Transactions on Design Automation of Electronic Systems 10, 3 (2005), 523\u2013545.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"11","key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"2183","DOI":"10.1109\/TC.2012.200","article-title":"Hardware trojan detection by multiple-parameter side-channel analysis","volume":"62","author":"Narasimhan Seetharam","year":"2012","unstructured":"Seetharam Narasimhan, Dongdong Du, Rajat Subhra Chakraborty, Somnath Paul, Francis G. Wolff, Christos A. Papachristou, Kaushik Roy, and Swarup Bhunia. 2012. Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Transactions on Computers 62, 11 (2012), 2183\u20132195.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/SP.2007.36","volume-title":"Proceedings of the 2007 IEEE Symposium on Security and Privacy","author":"Agrawal Dakshi","year":"2007","unstructured":"Dakshi Agrawal, Selcuk Baktir, Deniz Karakoyunlu, Pankaj Rohatgi, and Berk Sunar. 2007. Trojan detection using IC fingerprinting. In Proceedings of the 2007 IEEE Symposium on Security and Privacy. IEEE, 296\u2013310."},{"issue":"1","key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2906147","article-title":"Hardware trojans: Lessons learned after one decade of research","volume":"22","author":"Xiao Kan","year":"2016","unstructured":"Kan Xiao, Domenic Forte, Yier Jin, Ramesh Karri, Swarup Bhunia, and Mohammad Tehranipoor. 2016. Hardware trojans: Lessons learned after one decade of research. ACM Transactions on Design Automation of Electronic Systems 22, 1 (2016), 1\u201323.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2300635"},{"key":"e_1_3_1_31_2","first-page":"9","volume-title":"Proceedings of the 2007 44th ACM\/IEEE Design Automation Conference","author":"Suh G. Edward","year":"2007","unstructured":"G. Edward Suh and Srinivas Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the 2007 44th ACM\/IEEE Design Automation Conference. IEEE, 9\u201314."},{"issue":"10","key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","article-title":"HARPOON: An obfuscation-based SoC design methodology for hardware protection","volume":"28","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty and Swarup Bhunia. 2009. HARPOON: An obfuscation-based SoC design methodology for hardware protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 10 (2009), 1493\u20131502.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_33_2","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/2228360.2228377","volume-title":"Proceedings of the 49th Annual Design Automation Conference","author":"Rajendran Jeyavijayan","year":"2012","unstructured":"Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2012. Security analysis of logic obfuscation. In Proceedings of the 49th Annual Design Automation Conference. 83\u201389."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_1_35_2","first-page":"260","article-title":"Advances in logic locking: Past, present, and prospects","author":"Kamali Hadi Mardani","year":"2022","unstructured":"Hadi Mardani Kamali, Kimia Zamiri Azar, Farimah Farahmandi, and Mark M. Tehranipoor. 2022. Advances in logic locking: Past, present, and prospects. IACR Cryptol. ePrint Arch. (2022), 260. Retrieved from https:\/\/eprint.iacr.org\/2022\/260","journal-title":"IACR Cryptol. ePrint Arch."},{"issue":"5","key":"e_1_3_1_36_2","first-page":"819","article-title":"Obfuscating DSP circuits via high-level transformations","volume":"23","author":"Lao Yingjie","year":"2014","unstructured":"Yingjie Lao and Keshab K. Parhi. 2014. Obfuscating DSP circuits via high-level transformations. IEEE Transactions on Very Large Scale Integration Systems 23, 5 (2014), 819\u2013830.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818720"},{"key":"e_1_3_1_38_2","first-page":"550","volume-title":"Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition","author":"Karfa Chandan","year":"2020","unstructured":"Chandan Karfa, Ramanuj Chouksey, Christian Pilato, Siddharth Garg, and Ramesh Karri. 2020. Is register transfer level locking secure?. In Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition. 550\u2013555. DOI:10.23919\/DATE48585.2020.9116261"},{"key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/DAC18074.2021.9586314","volume-title":"Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference","author":"Limaye Nimisha","year":"2021","unstructured":"Nimisha Limaye, Animesh B. Chowdhury, Christian Pilato, Mohammed T. M. Nabeel, Ozgur Sinanoglu, Siddharth Garg, and Ramesh Karri. 2021. Fortifying RTL locking against oracle-less (untrusted foundry) and oracle-guided attacks. In Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference. 91\u201396. DOI:10.1109\/DAC18074.2021.9586314"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3179651"},{"key":"e_1_3_1_41_2","first-page":"1","volume-title":"Proceedings of the 2024 25th International Symposium on Quality Electronic Design","author":"Chakraborty Haimanti","year":"2024","unstructured":"Haimanti Chakraborty and Ranga Vemuri. 2024. RTL interconnect obfuscation by polymorphic switch boxes for secure hardware generation. In Proceedings of the 2024 25th International Symposium on Quality Electronic Design. 1\u20138. DOI:10.1109\/ISQED60706.2024.10528767"},{"issue":"1","key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3410337","article-title":"High-level synthesis of key-obfuscated RTL iP with design lockout and camouflaging","volume":"26","author":"Islam Sheikh Ariful","year":"2020","unstructured":"Sheikh Ariful Islam, Love Kumar Sah, and Srinivas Katkoori. 2020. High-level synthesis of key-obfuscated RTL iP with design lockout and camouflaging. ACM Transactions on Design Automation of Electronic Systems 26, 1 (2020), 1\u201335.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_1_43_2","first-page":"177","volume-title":"Proceedings of the 2022 IEEE International Symposium on Hardware Oriented Security and Trust","author":"Roy Dipanjan","year":"2022","unstructured":"Dipanjan Roy, Sabiya Jani Shaik, and Sonam Sharma. 2022. Securing hardware accelerator during high-level synthesis. In Proceedings of the 2022 IEEE International Symposium on Hardware Oriented Security and Trust. 177\u2013180. DOI:10.1109\/HOST54066.2022.9840309"},{"key":"e_1_3_1_44_2","first-page":"137","volume-title":"Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust","author":"Subramanyan Pramod","year":"2015","unstructured":"Pramod Subramanyan, Sayak Ray, and Sharad Malik. 2015. Evaluating the security of logic encryption algorithms. In Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust. 137\u2013143. DOI:10.1109\/HST.2015.7140252"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_1_46_2","article-title":"Equisatisfiable SAT encodings of arithmetical operations","author":"Finke Martin","year":"2015","unstructured":"Martin Finke. 2015. Equisatisfiable SAT encodings of arithmetical operations. Online Retrieved from http:\/\/www.martin-finke.de\/documents\/Masterarbeit_bitblast_Finke.pdf. (2015).","journal-title":"Online"},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/978-3-319-52234-0_8","volume-title":"Proceedings of the Verification, Model Checking, and Abstract Interpretation: 18th International Conference, VMCAI 2017, Paris, France, January 15\u201317, 2017, Proceedings 18","author":"Chakraborty Supratik","year":"2017","unstructured":"Supratik Chakraborty, Ashutosh Gupta, and Rahul Jain. 2017. Matching multiplications in bit-vector formulas. In Proceedings of the Verification, Model Checking, and Abstract Interpretation: 18th International Conference, VMCAI 2017, Paris, France, January 15\u201317, 2017, Proceedings 18. Springer, 131\u2013150."},{"key":"e_1_3_1_48_2","first-page":"1","volume-title":"Proceedings of the 2023 IEEE International Conference on Consumer Electronics","author":"Roy Dipanjan","year":"2023","unstructured":"Dipanjan Roy, Sabiya Jani Shaik, and Sonam Sharma. 2023. Securing hardware accelerator against reverse engineering attack. In Proceedings of the 2023 IEEE International Conference on Consumer Electronics. IEEE, 1\u20136."},{"key":"e_1_3_1_49_1","unstructured":"Express Benchmarks. Retrieved July 20 2023 from https:\/\/web.ece.ucsb.edu\/EXPRESS\/benchmark\/"},{"key":"e_1_3_1_50_1","unstructured":"NanGate 15 nm Library. Retrieved July 20 2023 from http:\/\/www.nangate.com\/?pageid=2328\/"},{"key":"e_1_3_1_51_1","unstructured":"Xilinx Vivado. Retrieved July 20 2023 from https:\/\/www.xilinx.com\/support\/download.html"},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/s41635-018-0036-3","article-title":"Development and evaluation of hardware obfuscation benchmarks","author":"Amir Sarah","year":"2018","unstructured":"Sarah Amir, Bicky Shakya, Xiaolin Xu, Yier Jin, Swarup Bhunia, Mark Tehranipoor, and Domenic Forte. 2018. Development and evaluation of hardware obfuscation benchmarks. Journal of Hardware and Systems Security 2, 2 (2018), 142\u2013161.","journal-title":"Journal of Hardware and Systems Security"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3701032","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3701032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:24Z","timestamp":1750295844000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3701032"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,8]]},"references-count":51,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1,31]]}},"alternative-id":["10.1145\/3701032"],"URL":"https:\/\/doi.org\/10.1145\/3701032","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,8]]},"assertion":[{"value":"2024-01-09","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}