{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:04:19Z","timestamp":1750309459412,"version":"3.41.0"},"reference-count":65,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T00:00:00Z","timestamp":1735084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2025,3,31]]},"abstract":"<jats:p>\n            High-Level Synthesis (HLS) has played a pivotal role in making FPGAs accessible to a broader audience by facilitating high-level device programming and rapid microarchitecture customization through the use of directives. However, manually selecting the right directives can be a formidable challenge for programmers lacking a hardware background. This article presents CollectiveHLS, an ultra-fast, knowledge-driven approach to optimizing HLS designs. It automates the identification and application of optimal directive configurations from the original source code, focusing on minimizing design latency and ensuring synthesizability. This optimization approach is entirely data-driven, offering a generalized HLS tuning solution without reliance on Quality of Result (QoR) models or meta-heuristics. CollectiveHLS is designed, implemented, and evaluated using around 60 applications sourced from well-established benchmark suites and GitHub repositories, all running on a Xilinx UltraScale\n            <jats:monospace>+<\/jats:monospace>\n            MPSoC ZCU104. It achieves an average geometric mean speedup of up to\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\(23.1\\times\\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            compared to the official source code without directives, while maintaining synthesizability and feasibility rates of 100% and 96.6%, respectively, matching those of Vitis, the industry-standard framework for FPGA acceleration. Comparisons with resource over-provisioning, traditional genetic algorithm-based Design Space Exploration (DSE), and State-of-the-Art (SotA) approaches demonstrate that CollectiveHLS produces designs of comparable quality\n            <jats:inline-formula content-type=\"math\/tex\">\n              <jats:tex-math notation=\"LaTeX\" version=\"MathJax\">\\(14.6\\times\\)<\/jats:tex-math>\n            <\/jats:inline-formula>\n            faster on average. These results underscore the potential of our approach as an ultra-fast and automated solution for HLS optimization.\n          <\/jats:p>","DOI":"10.1145\/3702005","type":"journal-article","created":{"date-parts":[[2024,10,26]],"date-time":"2024-10-26T12:45:46Z","timestamp":1729946746000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CollectiveHLS: A Collaborative Approach to High-Level Synthesis Design Optimization"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9188-2930","authenticated-orcid":false,"given":"Aggelos","family":"Ferikoglou","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4915-8309","authenticated-orcid":false,"given":"Andreas","family":"Kakolyris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6147-6908","authenticated-orcid":false,"given":"Dimosthenis","family":"Masouros","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3151-2730","authenticated-orcid":false,"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,12,25]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"2024. AMD Vitis HLS. Retrieved March 28 2024 from https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/vitis-hls.html"},{"key":"e_1_3_2_3_2","unstructured":"2024. C Interface to Clang. Retrieved March 29 2024 from https:\/\/clang.llvm.org\/doxygen\/group__CINDEX.html"},{"key":"e_1_3_2_4_2","unstructured":"[n.d.]. Multi-Level IR Compiler Framework. Retrieved March 28 2024 from https:\/\/mlir.llvm.org\/"},{"key":"e_1_3_2_5_2","unstructured":"2024. The LLVM Compiler Infrastructure. Retrieved March 28 2024 from https:\/\/llvm.org\/"},{"key":"e_1_3_2_6_2","unstructured":"2024. What Is the Open Source Movement? Retrieved June 30 2024 from https:\/\/www.easytechjunkie.com\/what-is-the-open-source-movement.htm"},{"key":"e_1_3_2_7_2","doi-asserted-by":"crossref","first-page":"89497","DOI":"10.1109\/ACCESS.2020.2990567","article-title":"pymoo: Multi-objective optimization in Python","volume":"8","author":"Blank J.","year":"2020","unstructured":"J. Blank and K. Deb. 2020. pymoo: Multi-objective optimization in Python. IEEE Access 8 (2020), 89497\u201389509.","journal-title":"IEEE Access"},{"key":"e_1_3_2_8_2","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1023\/A:1020499411651","article-title":"Generalized Hamming distance","volume":"5","author":"Bookstein Abraham","year":"2002","unstructured":"Abraham Bookstein, Vladimir A. Kulyukin, and Timo Raita. 2002. Generalized Hamming distance. Information Retrieval 5 (2002), 353\u2013375.","journal-title":"Information Retrieval"},{"key":"e_1_3_2_9_2","first-page":"44","volume-title":"2009 IEEE International Symposium on Workload Characterization (IISWC)","author":"Che Shuai","year":"2009","unstructured":"Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In 2009 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 44\u201354."},{"issue":"1","key":"e_1_3_2_10_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/LCA.2017.2716919","article-title":"CF-TUNE: Collaborative filtering auto-tuning for energy efficient many-core processors","volume":"17","author":"Christoforidis Eleftherios-Iordanis","year":"2017","unstructured":"Eleftherios-Iordanis Christoforidis, Sotirios Xydis, and Dimitrios Soudris. 2017. CF-TUNE: Collaborative filtering auto-tuning for energy efficient many-core processors. IEEE Computer Architecture Letters 17, 1 (2017), 25\u201328.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_11_2","first-page":"1","article-title":"Pearson correlation coefficient","author":"Cohen Israel","year":"2009","unstructured":"Israel Cohen, Yiteng Huang, Jingdong Chen, Jacob Benesty, Jacob Benesty, Jingdong Chen, Yiteng Huang, and Israel Cohen. 2009. Pearson correlation coefficient. In Noise Reduction in Speech Processing, 1\u20134.","journal-title":"Noise Reduction in Speech Processing"},{"key":"e_1_3_2_12_2","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/FCCM.2018.00023","volume-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Cong Jason","year":"2018","unstructured":"Jason Cong, Zhenman Fang, Michael Lo, Hanrui Wang, Jingxian Xu, and Shaochong Zhang. 2018. Understanding performance differences of FPGAs and GPUs. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 93\u201396."},{"key":"e_1_3_2_13_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/978-3-319-26408-0_8","article-title":"Source-to-source optimization for HLS","author":"Cong Jason","year":"2016","unstructured":"Jason Cong, Muhuan Huang, Peichen Pan, Yuxin Wang, and Peng Zhang. 2016. Source-to-source optimization for HLS. In FPGAs for Software Programmers, 137\u2013163.","journal-title":"FPGAs for Software Programmers"},{"key":"e_1_3_2_14_2","first-page":"129","volume-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Dai Steve","year":"2018","unstructured":"Steve Dai, Yuan Zhou, Hang Zhang, Ecenur Ustun, Evangeline F. Y. Young, and Zhiru Zhang. 2018. Fast and accurate estimation of quality of results in high-level synthesis with machine learning. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 129\u2013132."},{"key":"e_1_3_2_15_2","first-page":"1","volume-title":"2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST)","author":"Danopoulos Dimitrios","year":"2021","unstructured":"Dimitrios Danopoulos, Konstantinos Anagnostopoulos, Christoforos Kachris, and Dimitrios Soudris. 2021. FPGA acceleration of generative adversarial networks for image reconstruction. In 2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST). IEEE, 1\u20135."},{"issue":"2","key":"e_1_3_2_16_2","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/4235.996017","article-title":"A fast and elitist multiobjective genetic algorithm: NSGA-II","volume":"6","author":"Deb Kalyanmoy","year":"2002","unstructured":"Kalyanmoy Deb, Amrit Pratap, Sameer Agarwal, and T. Meyarivan. 2002. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation 6, 2 (2002), 182\u2013197.","journal-title":"IEEE Transactions on Evolutionary Computation"},{"key":"e_1_3_2_17_2","article-title":"High-level synthesis performance prediction using GNNs: Benchmarking, modeling, and advancing","author":"Wu Nan","year":"2022","unstructured":"Nan Wu, Hang Yang, Yuan Xie, Pan Li, and Cong Hao. 2022. High-level synthesis performance prediction using GNNs: Benchmarking, modeling, and advancing. In 59th ACM\/IEEE Design Automation Conference.","journal-title":"59th ACM\/IEEE Design Automation Conference"},{"key":"e_1_3_2_18_2","article-title":"CollectiveHLS: Ultra-fast knowledge-based HLS design optimization","author":"Ferikoglou Aggelos","year":"2023","unstructured":"Aggelos Ferikoglou, Andreas Kakolyris, Vasilis Kypriotis, Dimosthenis Masouros, Dimitrios Soudris, and Sotirios Xydis. 2023. CollectiveHLS: Ultra-fast knowledge-based HLS design optimization. IEEE Embedded Systems Letters (2023).","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_2_19_2","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/ISVLSI.2008.73","volume-title":"2008 IEEE Computer Society Annual Symposium on VLSI","author":"Ferrandi Fabrizio","year":"2008","unstructured":"Fabrizio Ferrandi, Pier Luca Lanzi, Daniele Loiacono, Christian Pilato, and Donatella Sciuto. 2008. A multi-objective genetic algorithm for design space exploration in high-level synthesis. In 2008 IEEE Computer Society Annual Symposium on VLSI. IEEE, 417\u2013422."},{"issue":"1","key":"e_1_3_2_20_2","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/TETC.2018.2794068","article-title":"Cluster-based heuristic for high level synthesis design space exploration","volume":"9","author":"Ferretti Lorenzo","year":"2018","unstructured":"Lorenzo Ferretti, Giovanni Ansaloni, and Laura Pozzi. 2018. Cluster-based heuristic for high level synthesis design space exploration. IEEE Transactions on Emerging Topics in Computing 9, 1 (2018), 35\u201343.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_21_2","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/ICCD.2018.00040","volume-title":"2018 IEEE 36th International Conference on Computer Design (ICCD)","author":"Ferretti Lorenzo","year":"2018","unstructured":"Lorenzo Ferretti, Giovanni Ansaloni, and Laura Pozzi. 2018. Lattice-traversing design space exploration for high level synthesis. In 2018 IEEE 36th International Conference on Computer Design (ICCD). IEEE, 210\u2013217."},{"issue":"2","key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3570925","article-title":"Graph neural networks for high-level synthesis design space exploration","volume":"28","author":"Ferretti Lorenzo","year":"2022","unstructured":"Lorenzo Ferretti, Andrea Cini, Georgios Zacharopoulos, Cesare Alippi, and Laura Pozzi. 2022. Graph neural networks for high-level synthesis design space exploration. ACM Transactions on Design Automation of Electronic Systems 28, 2 (2022), 1\u201320.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"11","key":"e_1_3_2_23_2","doi-asserted-by":"crossref","first-page":"3736","DOI":"10.1109\/TCAD.2020.3012750","article-title":"Leveraging prior knowledge for effective design-space exploration in high-level synthesis","volume":"39","author":"Ferretti Lorenzo","year":"2020","unstructured":"Lorenzo Ferretti, Jihye Kwon, Giovanni Ansaloni, Giuseppe Di Guglielmo, Luca P. Carloni, and Laura Pozzi. 2020. Leveraging prior knowledge for effective design-space exploration in high-level synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 11 (2020), 3736\u20133747.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3066882"},{"issue":"4","key":"e_1_3_2_25_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3511472","article-title":"Sherlock: A multi-objective design space exploration framework","volume":"27","author":"Gautier Quentin","year":"2022","unstructured":"Quentin Gautier, Alric Althoff, Christopher L. Crutchfield, and Ryan Kastner. 2022. Sherlock: A multi-objective design space exploration framework. ACM Transactions on Design Automation of Electronic Systems 27, 4 (2022), 1\u201320.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_26_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-84858-7","volume-title":"The Elements of Statistical Learning: Data Mining, Inference, and Prediction","author":"Hastie T.","year":"2009","unstructured":"T. Hastie, R. Tibshirani, and J. H. Friedman. 2009. The Elements of Statistical Learning: Data Mining, Inference, and Prediction. Springer. Retrieved from https:\/\/books.google.gr\/books?id=eBSgoAEACAAJ"},{"key":"e_1_3_2_27_2","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy John L.","year":"2011","unstructured":"John L. Hennessy and David A. Patterson. 2011. Computer Architecture: A Quantitative Approach. Elsevier."},{"issue":"3","key":"e_1_3_2_28_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3572959","article-title":"AutoScaleDSE: A scalable design space exploration engine for high-level synthesis","volume":"16","author":"Jun Hyegang","year":"2023","unstructured":"Hyegang Jun, Hanchen Ye, Hyunmin Jeong, and Deming Chen. 2023. AutoScaleDSE: A scalable design space exploration engine for high-level synthesis. ACM Transactions on Reconfigurable Technology and Systems 16, 3 (2023), 1\u201330.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"e_1_3_2_29_2","article-title":"Measuring catastrophic forgetting in neural networks","volume":"32","author":"Kemker Ronald","year":"2018","unstructured":"Ronald Kemker, Marc McClure, Angelina Abitino, Tyler Hayes, and Christopher Kanan. 2018. Measuring catastrophic forgetting in neural networks. In AAAI Conference on Artificial Intelligence, Vol. 32.","journal-title":"AAAI Conference on Artificial Intelligence"},{"key":"e_1_3_2_30_2","first-page":"232","volume-title":"the 5th International Conference on the Applications of Digital Information and Web Technologies (ICADIWT \u201914)","author":"Khan Kamran","year":"2014","unstructured":"Kamran Khan, Saif Ur Rehman, Kamran Aziz, Simon Fong, and Sababady Sarasvady. 2014. DBSCAN: Past, present and future. In the 5th International Conference on the Applications of Digital Information and Web Technologies (ICADIWT \u201914). IEEE, 232\u2013238."},{"key":"e_1_3_2_31_2","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1109\/CEC.2002.1007013","volume-title":"2002 Congress on Evolutionary Computation (CEC \u201902) (Cat. No. 02TH8600)","volume":"1","author":"Knowles Joshua","year":"2002","unstructured":"Joshua Knowles and David Corne. 2002. On metrics for comparing nondominated sets. In 2002 Congress on Evolutionary Computation (CEC \u201902) (Cat. No. 02TH8600), Vol. 1. IEEE, 711\u2013716."},{"key":"e_1_3_2_32_2","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1145\/3380446.3430636","volume-title":"2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD)","author":"Kwon Jihye","year":"2020","unstructured":"Jihye Kwon and Luca P. Carloni. 2020. Transfer learning for design-space exploration with high-level synthesis. In 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD). IEEE, 163\u2013168."},{"key":"e_1_3_2_33_2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/CGO51591.2021.9370308","volume-title":"2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2021. MLIR: Scaling compiler infrastructure for domain specific computation. In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 2\u201314."},{"key":"e_1_3_2_34_2","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1109\/ASP-DAC47756.2020.9045442","volume-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Lin Zhe","year":"2020","unstructured":"Zhe Lin, Jieru Zhao, Sharad Sinha, and Wei Zhang. 2020. HL-Pow: A learning-based power modeling framework for high-level synthesis. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 574\u2013580."},{"key":"e_1_3_2_35_2","first-page":"1","volume-title":"the 56th Annual Design Automation Conference 2019","author":"Liu Shuangnan","year":"2019","unstructured":"Shuangnan Liu, Francis C. M. Lau, and Benjamin Carrion Schafer. 2019. Accelerating FPGA prototyping through predictive model-based HLS design space exploration. In the 56th Annual Design Automation Conference 2019, 1\u20136."},{"issue":"3","key":"e_1_3_2_36_2","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1016\/0098-3004(93)90090-R","article-title":"Principal components analysis (PCA)","volume":"19","author":"Ma\u0107kiewicz Andrzej","year":"1993","unstructured":"Andrzej Ma\u0107kiewicz and Waldemar Ratajczak. 1993. Principal components analysis (PCA). Computers & Geosciences 19, 3 (1993), 303\u2013342.","journal-title":"Computers & Geosciences"},{"key":"e_1_3_2_37_2","first-page":"1","volume-title":"2014 Electronic System Level Synthesis Conference (ESLsyn)","author":"Mahapatra Anushree","year":"2014","unstructured":"Anushree Mahapatra and Benjamin Carrion Schafer. 2014. Machine-learning based simulated annealer method for high level synthesis design space exploration. In 2014 Electronic System Level Synthesis Conference (ESLsyn). IEEE, 1\u20136."},{"key":"e_1_3_2_38_2","first-page":"727","volume-title":"the 24th Asia and South Pacific Design Automation Conference","author":"Makrani Hosein Mohammadi","year":"2019","unstructured":"Hosein Mohammadi Makrani, Hossein Sayadi, Tinoosh Mohsenin, Setareh Rafatirad, Avesta Sasan, and Houman Homayoun. 2019. Xppe: Cross-platform performance estimation of hardware accelerators using machine learning. In the 24th Asia and South Pacific Design Automation Conference, 727\u2013732."},{"key":"e_1_3_2_39_2","first-page":"63","volume-title":"2010 3rd International Symposium on Intelligent Information Technology and Security Informatics","author":"Na Shi","year":"2010","unstructured":"Shi Na, Liu Xumin, and Guan Yong. 2010. Research on k-means clustering algorithm: An improved k-means clustering algorithm. In 2010 3rd International Symposium on Intelligent Information Technology and Security Informatics. IEEE, 63\u201367."},{"key":"e_1_3_2_40_2","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1145\/3385412.3385974","volume-title":"the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"Nigam Rachit","year":"2020","unstructured":"Rachit Nigam, Sachille Atapattu, Samuel Thomas, Zhijing Li, Theodore Bauer, Yuwei Ye, Apurva Koti, Adrian Sampson, and Zhiru Zhang. 2020. Predictable accelerator design with time-sensitive affine types. In the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, 393\u2013407."},{"key":"e_1_3_2_41_2","doi-asserted-by":"crossref","first-page":"174692","DOI":"10.1109\/ACCESS.2020.3024098","article-title":"Towards automatic high-level code deployment on reconfigurable platforms: A survey of high-level synthesis tools and toolchains","volume":"8","author":"Numan Mostafa W.","year":"2020","unstructured":"Mostafa W. Numan, Braden J. Phillips, Gavin S. Puddy, and Katrina Falkner. 2020. Towards automatic high-level code deployment on reconfigurable platforms: A survey of high-level synthesis tools and toolchains. IEEE Access 8 (2020), 174692\u2013174722.","journal-title":"IEEE Access"},{"key":"e_1_3_2_42_2","first-page":"1","volume-title":"the International Conference on Computer-Aided Design","author":"O\u2019Neal Kenneth","year":"2018","unstructured":"Kenneth O\u2019Neal, Mitch Liu, Hans Tang, Amin Kalantar, Kennen DeRenard, and Philip Brisk. 2018. HLSPredict: Cross platform performance prediction for FPGA high-level synthesis. In the International Conference on Computer-Aided Design, 1\u20138."},{"key":"e_1_3_2_43_2","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/FCCM.2011.29","volume-title":"2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Papakonstantinou Alexandros","year":"2011","unstructured":"Alexandros Papakonstantinou, Yun Liang, John A. Stratton, Karthik Gururaj, Deming Chen, Wen-Mei W. Hwu, and Jason Cong. 2011. Multilevel granularity parallelism synthesis on FPGAs. In 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 178\u2013185."},{"key":"e_1_3_2_44_2","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"Pedregosa Fabian","year":"2011","unstructured":"Fabian Pedregosa, Ga\u00ebl Varoquaux, Alexandre Gramfort, Vincent Michel, Bertrand Thirion, Olivier Grisel, Mathieu Blondel, Peter Prettenhofer, Ron Weiss, Vincent Dubourg, et al. 2011. Scikit-learn: Machine learning in Python. Journal of Machine Learning Research 12 (2011), 2825\u20132830.","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_2_45_2","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/IISWC.2014.6983050","volume-title":"2014 IEEE International Symposium on Workload Characterization (IISWC)","author":"Reagen Brandon","year":"2014","unstructured":"Brandon Reagen, Robert Adolf, Yakun Sophia Shao, Gu-Yeon Wei, and David Brooks. 2014. Machsuite: Benchmarks for accelerator design and customized architectures. In 2014 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 110\u2013119."},{"issue":"4","key":"e_1_3_2_46_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3041219","article-title":"Parallel high-level synthesis design space exploration for behavioral IPs of exact latencies","volume":"22","author":"Schafer Benjamin Carrion","year":"2017","unstructured":"Benjamin Carrion Schafer. 2017. Parallel high-level synthesis design space exploration for behavioral IPs of exact latencies. ACM Transactions on Design Automation of Electronic Systems 22, 4 (2017), 1\u201320.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"10","key":"e_1_3_2_47_2","doi-asserted-by":"crossref","first-page":"2628","DOI":"10.1109\/TCAD.2019.2943570","article-title":"High-level synthesis design space exploration: Past, present, and future","volume":"39","author":"Schafer Benjamin Carrion","year":"2019","unstructured":"Benjamin Carrion Schafer and Zi Wang. 2019. High-level synthesis design space exploration: Past, present, and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 10 (2019), 2628\u20132639.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_48_2","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/ISQED.2015.7085441","volume-title":"16th International Symposium on Quality Electronic Design","author":"Sengupta Anirban","year":"2015","unstructured":"Anirban Sengupta and Saumya Bhadauria. 2015. User power-delay budget driven PSO based design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis. In 16th International Symposium on Quality Electronic Design. IEEE, 289\u2013292."},{"key":"e_1_3_2_49_2","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/ISQED.2014.6783307","volume-title":"15th International Symposium on Quality Electronic Design","author":"Sengupta Anirban","year":"2014","unstructured":"Anirban Sengupta and Vipul Kumar Mishra. 2014. Integrated particle swarm optimization (i-PSO): An adaptive design space exploration framework for power-performance tradeoff in architectural synthesis. In 15th International Symposium on Quality Electronic Design. IEEE, 60\u201367."},{"key":"e_1_3_2_50_2","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/ICIT.2014.16","volume-title":"2014 International Conference on Information Technology","author":"Sengupta Anirban","year":"2014","unstructured":"Anirban Sengupta and Vipul Kumar Mishra. 2014. Time varying vs. fixed acceleration coefficient PSO driven exploration during high level synthesis: Performance and quality assessment. In 2014 International Conference on Information Technology. IEEE, 281\u2013286."},{"key":"e_1_3_2_51_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-04708-9","volume-title":"Synthesis and Optimization of FPGA-Based Systems","author":"Sklyarov Valery","year":"2014","unstructured":"Valery Sklyarov, Iouliia Skliarova, Alexander Barkalov, and Larysa Titarenko. 2014. Synthesis and Optimization of FPGA-Based Systems, Vol. 294. Springer Science & Business Media."},{"key":"e_1_3_2_52_2","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1145\/3489517.3530409","volume-title":"the 59th ACM\/IEEE Design Automation Conference","author":"Sohrabizadeh Atefeh","year":"2022","unstructured":"Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, and Jason Cong. 2022. Automated accelerator optimization aided by graph neural networks. In the 59th ACM\/IEEE Design Automation Conference, 55\u201360."},{"key":"e_1_3_2_53_2","first-page":"1","volume-title":"2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Sohrabizadeh Atefeh","year":"2023","unstructured":"Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, and Jason Cong. 2023. Robust GNN-based representation learning for HLS. In 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 1\u20139."},{"issue":"4","key":"e_1_3_2_54_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3494534","article-title":"AutoDSE: Enabling software programmers to design efficient FPGA accelerators","volume":"27","author":"Sohrabizadeh Atefeh","year":"2022","unstructured":"Atefeh Sohrabizadeh, Cody Hao Yu, Min Gao, and Jason Cong. 2022. AutoDSE: Enabling software programmers to design efficient FPGA accelerators. ACM Transactions on Design Automation of Electronic Systems 27, 4 (2022), 1\u201327.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_55_2","first-page":"1","volume-title":"the 39th International Conference on Computer-Aided Design","author":"Ustun Ecenur","year":"2020","unstructured":"Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, and Zhiru Zhang. 2020. Accurate operation delay prediction for FPGA HLS using graph neural networks. In the 39th International Conference on Computer-Aided Design, 1\u20139."},{"key":"e_1_3_2_56_2","unstructured":"Wim Vanderbauwhede and Syed Waqar Nabi. 2018. Towards automatic transformation of legacy scientific code into OpenCL for optimal performance on FPGAs. arXiv:1901.00416."},{"issue":"1","key":"e_1_3_2_57_2","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/2786984.2786995","article-title":"Scikit-learn: Machine learning without learning the machinery","volume":"19","author":"Varoquaux Ga\u00ebl","year":"2015","unstructured":"Ga\u00ebl Varoquaux, Lars Buitinck, Gilles Louppe, Olivier Grisel, Fabian Pedregosa, and Andreas Mueller. 2015. Scikit-learn: Machine learning without learning the machinery. GetMobile: Mobile Computing and Communications 19, 1 (2015), 29\u201333.","journal-title":"GetMobile: Mobile Computing and Communications"},{"key":"e_1_3_2_58_2","first-page":"1","volume-title":"the 50th Annual Design Automation Conference","author":"Wang Yuxin","year":"2013","unstructured":"Yuxin Wang, Peng Li, Peng Zhang, Chen Zhang, and Jason Cong. 2013. Memory partitioning for multidimensional arrays in high-level synthesis. In the 50th Annual Design Automation Conference, 1\u20138."},{"key":"e_1_3_2_59_2","first-page":"1","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Xydis Sotirios","year":"2020","unstructured":"Sotirios Xydis, Eleftherios Christoforidis, and Dimitrios Soudris. 2020. DDOT: Data driven online tuning for energy efficient acceleration. In 2020 57th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363392"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390202"},{"key":"e_1_3_2_62_2","first-page":"741","volume-title":"2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Ye Hanchen","year":"2022","unstructured":"Hanchen Ye, Cong Hao, Jianyi Cheng, Hyunmin Jeong, Jack Huang, Stephen Neuendorffer, and Deming Chen. 2022. ScaleHLS: A new scalable high-level synthesis framework on multi-level intermediate representation. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 741\u2013755."},{"key":"e_1_3_2_63_2","first-page":"1","volume-title":"the 55th Annual Design Automation Conference","author":"Yu Cody Hao","year":"2018","unstructured":"Cody Hao Yu, Peng Wei, Max Grossman, Peng Zhang, Vivek Sarker, and Jason Cong. 2018. S2FA: An accelerator automation framework for heterogeneous computing in datacenters. In the 55th Annual Design Automation Conference, 1\u20136."},{"key":"e_1_3_2_64_2","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/ICCAD.2017.8203809","volume-title":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhao Jieru","year":"2017","unstructured":"Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, Yun Liang, and Bingsheng He. 2017. COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications. In 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 430\u2013437."},{"key":"e_1_3_2_65_2","first-page":"1","volume-title":"2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Zhong Guanwen","year":"2016","unstructured":"Guanwen Zhong, Alok Prakash, Yun Liang, Tulika Mitra, and Smail Niar. 2016. Lin-analyzer: A high-level performance analysis tool for FPGA-based accelerators. In 2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_66_2","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/3174243.3174255","volume-title":"2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Zhou Yuan","year":"2018","unstructured":"Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, et al. 2018. Rosetta: A realistic high-level synthesis benchmark suite for software programmable FPGAs. In 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, 269\u2013278."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3702005","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3702005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:23Z","timestamp":1750295423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3702005"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,25]]},"references-count":65,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,3,31]]}},"alternative-id":["10.1145\/3702005"],"URL":"https:\/\/doi.org\/10.1145\/3702005","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2024,12,25]]},"assertion":[{"value":"2024-04-09","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-21","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-12-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}