{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:52Z","timestamp":1772724892429,"version":"3.50.1"},"reference-count":86,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T00:00:00Z","timestamp":1742428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Institute of Information and communications Technology Planning and Evaluation","award":["IITP2017-0-00466 SW StarLab and RS-2024-00396013"],"award-info":[{"award-number":["IITP2017-0-00466 SW StarLab and RS-2024-00396013"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","award":["RS-2024-00347114"],"award-info":[{"award-number":["RS-2024-00347114"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics Co., Ltd.","doi-asserted-by":"crossref","award":["IO201209-07864-01"],"award-info":[{"award-number":["IO201209-07864-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2025,3,31]]},"abstract":"<jats:p>\n            The CXL (Compute Express Link) technology is an emerging memory interface with high-level commands. Recent studies applied the CXL memory expanding technique to mitigate the capacity limitation of the conventional DDRx memory. Unlike the prior studies to use the CXL memory as the capacity expander, this study proposes to use the CXL-based memory as a secure main memory device, while removing the conventional memory. In the conventional DDRx memory, to provide confidentiality, integrity, replay protection, and obliviousness, costly mechanisms such as counter-based integrity trees and location shuffling by ORAM (Oblivious RAM) are used. Such mechanisms incur significant performance degradation in the current DDR-based memory systems, and their costs increase as the capacity of the memory increases. To mitigate the performance degradation, the prior work proposed an obfuscated channel for a secure memory module enclosing its controller in the package. Based on the approach, we propose a secure CXL-only memory architecture called\n            <jats:italic>ShieldCXL<\/jats:italic>\n            . It uses the channel encryption and integrity protection mechanism of the CXL interface to provide a practical ORAM while supporting confidentiality, integrity, and replay protection from physical attacks and rowhammers. To protect the PCIe-connected memory expanding board, this study proposes to use the standard physical sealing technique to detect physical intrusion. To mitigate the increased latency with the sealed CXL memory module, the study further optimizes performance by adopting an in-package DRAM cache. In addition, this study investigates destination obfuscation when a CXL switch is used to route among multiple hosts and memory devices. The evaluation shows that\n            <jats:italic>ShieldCXL<\/jats:italic>\n            provides 9.16x performance improvements over the prior ORAM technique.\n          <\/jats:p>","DOI":"10.1145\/3703354","type":"journal-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T09:48:48Z","timestamp":1730713728000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["ShieldCXL: A Practical Obliviousness Support with Sealed CXL Memory"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0266-6991","authenticated-orcid":false,"given":"Kwanghoon","family":"Choi","sequence":"first","affiliation":[{"name":"School of Computing, KAIST, Daejeon, Korea (the Republic of)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-8210-4231","authenticated-orcid":false,"given":"Igjae","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Computing, KAIST, Daejeon, Korea (the Republic of)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4362-9565","authenticated-orcid":false,"given":"Sunho","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Computing, KAIST, Daejeon, Korea (the Republic of)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1742-047X","authenticated-orcid":false,"given":"Jaehyuk","family":"Huh","sequence":"additional","affiliation":[{"name":"School of Computing, KAIST, Daejeon, Korea (the Republic of)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,20]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"94","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201917)","author":"Aga Shaizeen","year":"2017","unstructured":"Shaizeen Aga and Satish Narayanasamy. 2017. InvisiMem: Smart memory defenses for memory bus side channel. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201917). 94\u2013106."},{"key":"e_1_3_1_3_2","first-page":"107","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201917)","author":"Awad Amro","year":"2017","unstructured":"Amro Awad, Yipeng Wang, Deborah Shands, and Yan Solihin. 2017. Obfusmem: A low-overhead access obfuscation for trusted memories. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201917). 107\u2013119."},{"key":"e_1_3_1_4_2","first-page":"318","volume-title":"Proceedings of the International Symposium on Electromagnetic Compatibility","author":"Bhasin Shivam","year":"2014","unstructured":"Shivam Bhasin, Paolo Maistri, and Francesco Regazzoni. 2014. Malicious wave: A survey on actively tampering using electromagnetic glitch. In Proceedings of the International Symposium on Electromagnetic Compatibility. 318\u2013321."},{"issue":"5","key":"e_1_3_1_5_2","article-title":"The IBM 4769 cryptographic coprocessor","volume":"64","author":"Busby J. A.","year":"2020","unstructured":"J. A. Busby, E. N. Cohen, E. A. Dames, J. Doherty, S. Dragone, D. Evans, M. J. Fisher, N. Hadzic, C. Hagleitner, A. J. Higby, M. D. Hocker, L. S. Jagich, M. J. Jordan, R. Kisley, K. D. Lamb, M. D. Marik, J. Mayfield, T. E. Morris, T. D. Needham, W. Santiago-Fernandez, V. Urban, T. Visegrady, and K. Werner. 2020. The IBM 4769 cryptographic coprocessor. IBM Journal of Research and Development 64, 5\/6 (2020), 3:1\u20133:11.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_1_6_2","article-title":"PLDA and AnalogX Announce Market-leading CXL 2.0 Solution featuring Ultra-low Latency and Power","year":"2021","unstructured":"Businesswire. 2021. PLDA and AnalogX Announce Market-leading CXL 2.0 Solution featuring Ultra-low Latency and Power. Retrieved 11 November 2024 from https:\/\/www.businesswire.com\/news\/home\/20210602005484\/en\/PLDA-and-AnalogX-Announce-Market-leading-CXL-2.0-Solution-featuring-Ultra-low-Latency-and-Power","journal-title":"R"},{"key":"e_1_3_1_7_2","first-page":"79","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201921)","author":"Calciu Irina","year":"2021","unstructured":"Irina Calciu, M. Talha Imran, Ivan Puddu, Sanidhya Kashyap, Hasan Al Maruf, Onur Mutlu, and Aasheesh Kolli. 2021. Rethinking software runtimes for disaggregated memory. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201921). 79\u201392."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00101"},{"key":"e_1_3_1_9_2","article-title":"CXL 3.1 Specification","author":"Consortium CXL","year":"2024","unstructured":"CXL Consortium. 2024. CXL 3.1 Specification. Retrieved 11 November 2024 from https:\/\/computeexpresslink.org\/cxl-specification\/","journal-title":"R"},{"key":"e_1_3_1_10_2","article-title":"Integrity and Data Encryption (IDE) Trends and Verification Challenges in CXL","author":"Consortium CXL","year":"2024","unstructured":"CXL Consortium. 2024. Integrity and Data Encryption (IDE) Trends and Verification Challenges in CXL. Retrieved 11 November 2024 from https:\/\/computeexpresslink.org\/blog\/integrity-and-data-encryption-ide-trends-and-verification-challenges-in-cxl-compute-express-link-2797\/","journal-title":"R"},{"key":"e_1_3_1_11_2","volume-title":"Proceedings of the Cryptology ePrint Archive","author":"Costan Victor","year":"2016","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. In Proceedings of the Cryptology ePrint Archive."},{"key":"e_1_3_1_12_2","first-page":"196","volume-title":"Proceedings of the International Symposium on Communications and Information Technologies (ISCIT\u201919)","author":"Dong Pham-Khoi","year":"2019","unstructured":"Pham-Khoi Dong, Hung K. Nguyen, and Xuan-Tu Tran. 2019. A 45nm high-throughput and low latency AES encryption for real-time applications. In Proceedings of the International Symposium on Communications and Information Technologies (ISCIT\u201919). 196\u2013200."},{"key":"e_1_3_1_13_2","first-page":"14","volume-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201923)","author":"Fakhrzadehgan A.","year":"2023","unstructured":"A. Fakhrzadehgan, P. Ramrakhyani, M. K. Qureshi, and M. Erez. 2023. SecDDR: Enabling low-cost secure memories by protecting the DDR interface. In Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201923). 14\u201327."},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE SENSORS","author":"Ferres Elischa","year":"2018","unstructured":"Elischa Ferres, Vincent Immler, Alexander Utz, Alexander Stanitzki, Rene\u00e9 Lerch, and Rainer Kokozinski. 2018. Capacitive multi-channel security sensor IC for tamper-resistant enclosures. In Proceedings of the 2018 IEEE SENSORS. 1\u20134."},{"key":"e_1_3_1_15_2","first-page":"103","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201915)","author":"Fletcher Christopher W.","year":"2015","unstructured":"Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten Van Dijk, and Srinivas Devadas. 2015. Freecursive ORAM: [Nearly] free recursion and integrity verification for position-based oblivious RAM. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201915). 103\u2013116."},{"key":"e_1_3_1_16_2","first-page":"213","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Fletchery Christopher W.","year":"2014","unstructured":"Christopher W. Fletchery, Ling Ren, Xiangyao Yu, Marten Van Dijk, Omer Khan, and Srinivas Devadas. 2014. Suppressing the oblivious RAM timing channel while making information leakage and program efficiency tradeoffs. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201914). 213\u2013224."},{"key":"e_1_3_1_17_2","article-title":"Secured Messages using SPDM Specification","author":"Force Distributed Management Task","year":"2023","unstructured":"Distributed Management Task Force. 2023. Secured Messages using SPDM Specification. Retrieved 11 November 2024 from https:\/\/www.dmtf.org\/sites\/default\/files\/standards\/documents\/DSP0277_1.1.0.pdf","journal-title":"R"},{"key":"e_1_3_1_18_2","first-page":"1","volume-title":"Proceedings of the Hot Chips Symposium (HCS\u201922)","author":"Gomes Wilfred","year":"2022","unstructured":"Wilfred Gomes, Slade Morgan, Boyd Phelps, Tim Wilson, and Erik Hallnor. 2022. Meteor lake and arrow lake intel next-gen 3D client architecture platform with foveros. In Proceedings of the Hot Chips Symposium (HCS\u201922). 1\u201340."},{"key":"e_1_3_1_19_2","first-page":"287","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201922)","author":"Gouk Donghyun","year":"2022","unstructured":"Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct access, high-performance memory disaggregation with DirectCXL. In Proceedings of the USENIX Annual Technical Conference (ATC\u201922). 287\u2013294."},{"key":"e_1_3_1_20_2","first-page":"649","volume-title":"Proceedings of the USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201917)","author":"Gu Juncheng","year":"2017","unstructured":"Juncheng Gu, Youngmoon Lee, Yiwen Zhang, Mosharaf Chowdhury, and Kang G Shin. 2017. Efficient memory disaggregation with infiniswap. In Proceedings of the USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201917). 649\u2013667."},{"key":"e_1_3_1_21_2","first-page":"213","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems","author":"Huang Andrew","year":"2002","unstructured":"Andrew Huang. 2002. Keeping secrets in hardware: The microsoft xboxtm case study. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 213\u2013227."},{"key":"e_1_3_1_22_2","first-page":"613","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201924)","author":"Huang Jinghan","year":"2024","unstructured":"Jinghan Huang, Jiaqi Lou, Srikar Vanavasam, Xinhao Kong, Houxiang Ji, Ipoom Jeong, Danyang Zhuo, Eun Kyung Lee, and Nam Sung Kim. 2024. HAL: Hardware-assisted load balancing for energy-efficient SNIC-host cooperative computing. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201924). 613\u2013627."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/978-3-319-08302-5_15","volume-title":"Proceedings of the Smart Card Research and Advanced Applications","author":"Hutter Michael","year":"2014","unstructured":"Michael Hutter and J\u00f6rn-Marc Schmidt. 2014. The temperature side channel and heating fault attacks. In Proceedings of the Smart Card Research and Advanced Applications. 219\u2013235."},{"key":"e_1_3_1_24_2","article-title":"HYP2003 Cryptographic Module","year":"2020","unstructured":"Hypersecu. 2020. HYP2003 Cryptographic Module. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3602.pdf","journal-title":"R"},{"key":"e_1_3_1_25_2","article-title":"IBM 4770 PCIe Cryptographic Coprocessor Hardware Security Module","year":"2023","unstructured":"IBM. 2023. IBM 4770 PCIe Cryptographic Coprocessor Hardware Security Module. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp4558.pdf","journal-title":"R"},{"key":"e_1_3_1_26_2","article-title":"Infineon Trusted Platform Module 2.0 SLB 9670 cryptographic module","year":"2022","unstructured":"Infineon. 2022. Infineon Trusted Platform Module 2.0 SLB 9670 cryptographic module. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3492.pdf","journal-title":"R"},{"key":"e_1_3_1_27_2","article-title":"How Does the DRAM Caching Work in Memory Mode Using Intel\u00ae Optane\u2122 Persistent Memory?","year":"2023","unstructured":"Intel. 2023. How Does the DRAM Caching Work in Memory Mode Using Intel\u00ae Optane\u2122 Persistent Memory? Retrieved 11 November 2024 from https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000055901\/memory-and-storage\/intel-optane-persistent-memory.html","journal-title":"R"},{"key":"e_1_3_1_28_2","article-title":"Intel Xeon CPU Max Series Configuration and Tuning Guide","year":"2023","unstructured":"Intel. 2023. Intel Xeon CPU Max Series Configuration and Tuning Guide. Retrieved 11 November 2024 from https:\/\/cdrdv2-public.intel.com\/769060\/354227-intel-xeon-cpu-max-series-configuration-and-tuning-guide.pdf","journal-title":"R"},{"key":"e_1_3_1_29_2","article-title":"Intel\u00ae Xeon\u00ae CPU Max Series","year":"2023","unstructured":"Intel. 2023. Intel\u00ae Xeon\u00ae CPU Max Series. Retrieved from https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/xeon\/xeon-max-series-product-brief.html","journal-title":"R"},{"key":"e_1_3_1_30_2","article-title":"Intel\u00ae Trust Domain Extensions (Intel TDX)","year":"2024","unstructured":"Intel. 2024. Intel\u00ae Trust Domain Extensions (Intel TDX). Retrieved 11 November 2024 from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/trust-domain-extensions\/overview.html","journal-title":"R"},{"key":"e_1_3_1_31_2","volume-title":"Proceedings of the Pan Pacific Symposium","author":"Isaacs Phil","year":"2013","unstructured":"Phil Isaacs, Thomas Morris Jr, Michael J Fisher, and Keith Cuthbert. 2013. Tamper proof, tamper evident encryption technology. In Proceedings of the Pan Pacific Symposium."},{"key":"e_1_3_1_32_2","first-page":"12","volume-title":"Proceedings of the Ndss","author":"Islam Mohammad Saiful","year":"2012","unstructured":"Mohammad Saiful Islam, Mehmet Kuzu, and Murat Kantarcioglu. 2012. Access pattern disclosure on searchable encryption: Ramification, attack and mitigation. In Proceedings of the Ndss. 12."},{"key":"e_1_3_1_33_2","first-page":"585","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201923)","author":"Jang Junhyeok","year":"2023","unstructured":"Junhyeok Jang, Hanjin Choi, Hanyeoreum Bae, Seungjun Lee, Miryeong Kwon, and Myoungsoo Jung. 2023. CXL-ANNS: Software-hardware collaborative memory disaggregation and computation for billion-scale approximate nearest neighbor search. In Proceedings of the USENIX Annual Technical Conference (ATC\u201923). 585\u2013600."},{"key":"e_1_3_1_34_2","article-title":"AMD memory encryption","author":"Kaplan David","year":"2016","unstructured":"David Kaplan, Jeremy Powell, and Tom Woller. 2016. AMD memory encryption. White Paper 13 (2016).","journal-title":"White Paper"},{"key":"e_1_3_1_35_2","article-title":"Linux kernel driver APIs - compute express link memory devices","author":"community The kernel development","year":"2024","unstructured":"The kernel development community. 2024. Linux kernel driver APIs - compute express link memory devices. Retrieved 11 November 2024 from https:\/\/docs.kernel.org\/driver-api\/cxl\/memory-devices.html","journal-title":"R"},{"key":"e_1_3_1_36_2","first-page":"1","volume-title":"Proceedings of the Hot Chips Symposium (HCS\u201919)","author":"Khushu Sanjeev","year":"2019","unstructured":"Sanjeev Khushu and Wilfred Gomes. 2019. Lakefield: Hybrid cores in 3D package. In Proceedings of the Hot Chips Symposium (HCS\u201919). 1\u201320."},{"key":"e_1_3_1_37_2","first-page":"715","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201921)","author":"Kim Jonghyeon","year":"2021","unstructured":"Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the design space of page management for multi-tiered memory systems. In Proceedings of the USENIX Annual Technical Conference (ATC\u201921). 715\u2013728."},{"issue":"3","key":"e_1_3_1_38_2","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","volume":"42","author":"Kim Yoongu","year":"2014","unstructured":"Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu. 2014. Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. ACM SIGARCH Computer Architecture News 42, 3 (2014), 361\u2013372.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_1_39_2","first-page":"974","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201918)","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky, Ilia Lebedev, Saman Amarasinghe, Srinivas Devadas, and Joel Emer. 2018. DAWG: A defense against cache timing attacks in speculative execution processors. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201918). 974\u2013987."},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"issue":"2","key":"e_1_3_1_41_2","article-title":"Failure tolerant training with persistent memory disaggregation over CXL","volume":"43","author":"Kwon Miryeong","year":"2023","unstructured":"Miryeong Kwon, Junhyeok Jang, Hanjin Choi, Sangwon Lee, and Myoungsoo Jung. 2023. Failure tolerant training with persistent memory disaggregation over CXL. IEEE Micro 43, 2 (2023), 66\u201375.","journal-title":"IEEE Micro"},{"key":"e_1_3_1_42_2","first-page":"695","volume-title":"Proceedings of the Symposium on Security and Privacy (SP\u201920)","author":"Kwong Andrew","year":"2020","unstructured":"Andrew Kwong, Daniel Genkin, Daniel Gruss, and Yuval Yarom. 2020. Rambleed: Reading bits in memory without accessing them. In Proceedings of the Symposium on Security and Privacy (SP\u201920). 695\u2013711."},{"key":"e_1_3_1_43_2","first-page":"229","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922)","author":"Lee Sunho","year":"2022","unstructured":"Sunho Lee, Jungwoo Kim, Seonjin Na, Jongse Park, and Jaehyuk Huh. 2022. TNPU: Supporting trusted execution with tree-less integrity protection for neural processing unit. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922). 229\u2013243."},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_1_45_2","first-page":"519","volume-title":"Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201923)","author":"Lepers Baptiste","year":"2023","unstructured":"Baptiste Lepers and Willy Zwaenepoel. 2023. Johnny cache: The end of DRAM cache conflicts (in tiered main memory systems). In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201923). 519\u2013534."},{"key":"e_1_3_1_46_2","first-page":"574","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)","author":"Li Huaicheng","year":"2023","unstructured":"Huaicheng Li, Daniel S. Berger, Lisa Hsu, Daniel Ernst, Pantea Zardoshti, Stanko Novakovic, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, Mark D. Hill, Marcus Fontoura, and Ricardo Bianchini. 2023. Pond: CXL-based memory pooling systems for cloud platforms. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923). 574\u2013587."},{"issue":"2","key":"e_1_3_1_47_2","article-title":"DRAMsim3: A cycle-accurate, thermal-capable DRAM simulator","volume":"19","author":"Li Shang","year":"2020","unstructured":"Shang Li, Zhiyuan Yang, Dhiraj Reddy, Ankur Srivastava, and Bruce Jacob. 2020. DRAMsim3: A cycle-accurate, thermal-capable DRAM simulator. IEEE Computer Architecture Letters 19, 2 (2020), 106\u2013109.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_1_48_2","unstructured":"Moritz Lipp Michael Schwarz Daniel Gruss Thomas Prescher Werner Haas Anders Fogh Jann Horn Stefan Mangard Paul Kocher Daniel Genkin Yuval Yarom and Mike Hamburg. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the USENIX Security Symposium (Security\u201918). 973\u2013990."},{"key":"e_1_3_1_49_2","first-page":"406","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Liu Fangfei","year":"2016","unstructured":"Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser, and Ruby B. Lee. 2016. Catalyst: Defeating last-level cache side channel attacks in cloud computing. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916). 406\u2013418."},{"key":"e_1_3_1_50_2","first-page":"605","volume-title":"Proceedings of the Symposium on Security and Privacy (SP\u201915)","author":"Liu Fangfei","year":"2015","unstructured":"Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last-level cache side-channel attacks are practical. In Proceedings of the Symposium on Security and Privacy (SP\u201915). 605\u2013622."},{"key":"e_1_3_1_51_2","first-page":"311","volume-title":"Proceedings of the ACM SIGSAC Conference on Computer and Communications Security (CCS\u201913)","author":"Maas Martin","year":"2013","unstructured":"Martin Maas, Eric Love, Emil Stefanov, Mohit Tiwari, Elaine Shi, Krste Asanovic, John Kubiatowicz, and Dawn Song. 2013. Phantom: Practical oblivious computation in a secure processor. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security (CCS\u201913). 311\u2013324."},{"key":"e_1_3_1_52_2","first-page":"742","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)","author":"Maruf Hasan Al","year":"2023","unstructured":"Hasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner, Niket Agarwal, Pallab Bhattacharya, Chris Petersen, Mosharaf Chowdhury, Shobhit Kanaujia, and Prakash Chauhan. 2023. TPP: Transparent page placement for CXL-enabled tiered-memory. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923). 742\u2013755."},{"key":"e_1_3_1_53_2","first-page":"150","volume-title":"Proceedings of the International Workshop on Fast Software Encryption","author":"Messerges Thomas S.","year":"2000","unstructured":"Thomas S. Messerges. 2000. Securing the AES finalists against power analysis attacks. In Proceedings of the International Workshop on Fast Software Encryption. 150\u2013164."},{"key":"e_1_3_1_54_2","unstructured":"Thomas S. Messerges and Ezzy A. Dabbish. 1999. Investigations of power analysis attacks on smartcards. In USENIX Workshop on Smartcard Technology (Smartcard 99). 151\u2013161."},{"key":"e_1_3_1_55_2","article-title":"ASTRO CDEM Motorola Advanced Crypto Engine","year":"2019","unstructured":"Motorola. 2019. ASTRO CDEM Motorola Advanced Crypto Engine. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3512.pdf","journal-title":"R"},{"key":"e_1_3_1_56_2","first-page":"204","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201924)","author":"Na Seonjin","year":"2024","unstructured":"Seonjin Na, Jungwoo Kim, Sunho Lee, and Jaehyuk Huh. 2024. Supporting secure multi-GPU computing with dynamic and batched metadata management. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201924). 204\u2013217."},{"key":"e_1_3_1_57_2","first-page":"1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201921)","author":"Na Seonjin","year":"2021","unstructured":"Seonjin Na, Sunho Lee, Yeonjae Kim, Jongse Park, and Jaehyuk Huh. 2021. Common counters: Compressed encryption counters for secure GPU memory. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201921). 1\u201313."},{"key":"e_1_3_1_58_2","article-title":"FIPS 140-3, Security Requirements for Cryptographic Modules","author":"Standards National Institute of","year":"2019","unstructured":"National Institute of Standards and Technology (NIST). 2019. FIPS 140-3, Security Requirements for Cryptographic Modules. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/pubs\/fips\/140-3\/final","journal-title":"R"},{"key":"e_1_3_1_59_2","article-title":"Implementation Guidance for FIPS 140-3 and the Cryptographic Module Validation Program","author":"Standards National Institute of","year":"2024","unstructured":"National Institute of Standards and Technology (NIST). 2024. Implementation Guidance for FIPS 140-3 and the Cryptographic Module Validation Program. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/csrc\/media\/Projects\/cryptographic-module-validation-program\/documents\/fips%20140-3\/FIPS%20140-3%20IG.pdf","journal-title":"R"},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","unstructured":"National Institute of Standards Technology (NIST) and Morris J. Dworkin. 2015. SHA-3 Standard: Permutation-based hash and extendable-output functions. Federal Inf. Process. Stds. (NIST FIPS) National Institute of Standards. DOI:10.6028\/NIST.FIPS.202","DOI":"10.6028\/NIST.FIPS.202"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00078"},{"key":"e_1_3_1_62_2","article-title":"Migration from Hybrid Memory Cube (HMC) to High-Bandwidth Memory (HBM)","author":"Partners Intellect","year":"2023","unstructured":"Intellect Partners. 2023. Migration from Hybrid Memory Cube (HMC) to High-Bandwidth Memory (HBM). Retrieved 11 November 2024 from https:\/\/intellect-partners.com\/blog\/migration-from-hybrid-memory-cube-hmc-to-high-bandwidth-memory-hbm","journal-title":"R"},{"key":"e_1_3_1_63_2","first-page":"91","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201922)","author":"Rajat Rachit","year":"2022","unstructured":"Rachit Rajat, Yongqin Wang, and Murali Annavaram. 2022. PageORAM: An efficient DRAM page aware ORAM strategy. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201922). 91\u2013107."},{"key":"e_1_3_1_64_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201923)","author":"Rajat Rachit","year":"2023","unstructured":"Rachit Rajat, Yongqin Wang, and Murali Annavaram. 2023. Laoram: A look ahead oram architecture for training large embedding tables. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201923). 1\u201315."},{"key":"e_1_3_1_65_2","article-title":"DDR5 Server DIMM Chipset","year":"2024","unstructured":"Rambus. 2024. DDR5 Server DIMM Chipset. Retrieved 11 November 2024 from https:\/\/www.rambus.com\/memory-interface-chips\/ddr5-dimm-chipset\/","journal-title":"R"},{"key":"e_1_3_1_66_2","article-title":"Cryptosec Dekaton","year":"2018","unstructured":"Realia. 2018. Cryptosec Dekaton. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3329.pdf","journal-title":"R"},{"key":"e_1_3_1_67_2","first-page":"571","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201913)","author":"Ren Ling","year":"2013","unstructured":"Ling Ren, Xiangyao Yu, Christopher W. Fletcher, Marten Van Dijk, and Srinivas Devadas. 2013. Design space exploration and optimization of path oblivious ram in secure processors. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201913). 571\u2013582."},{"key":"e_1_3_1_68_2","first-page":"183","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201907)","author":"Rogers Brian","year":"2007","unstructured":"Brian Rogers, Siddhartha Chhabra, Milos Prvulovic, and Yan Solihin. 2007. Using address independent seed encryption and bonsai merkle trees to make secure processors os-and performance-friendly. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201907). 183\u2013196."},{"key":"e_1_3_1_69_2","first-page":"315","volume-title":"Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920)","author":"Ruan Zhenyuan","year":"2020","unstructured":"Zhenyuan Ruan, Malte Schwarzkopf, Marcos K. Aguilera, and Adam Belay. 2020. AIFM: High-performance, application-integrated far memory. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920). 315\u2013332."},{"key":"e_1_3_1_70_2","first-page":"416","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201918)","author":"Saileshwar Gururaj","year":"2018","unstructured":"Gururaj Saileshwar, Prashant J. Nair, Prakash Ramrakhyani, Wendy Elsasser, Jose A. Joao, and Moinuddin K. Qureshi. 2018. Morphable counters: Enabling compact integrity trees for low-overhead secure memories. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201918). 416\u2013427."},{"issue":"3","key":"e_1_3_1_71_2","article-title":"ZSim: Fast and accurate microarchitectural simulation of thousand-core systems","volume":"41","author":"Sanchez Daniel","year":"2013","unstructured":"Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. ACM SIGARCH Computer Architecture News 41, 3 (2013), 475\u2013486.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_1_72_2","article-title":"NXP Semiconductors JCOP4 P71 cryptographic module","author":"Semiconductors NXP","year":"2020","unstructured":"NXP Semiconductors. 2020. NXP Semiconductors JCOP4 P71 cryptographic module. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3746.pdf","journal-title":"R"},{"key":"e_1_3_1_73_2","article-title":"VaultIC420 and VaultIC460","author":"Semiconductors Wisekey","year":"2018","unstructured":"Wisekey Semiconductors. 2018. VaultIC420 and VaultIC460. Retrieved 11 November 2024 from https:\/\/csrc.nist.gov\/CSRC\/media\/projects\/cryptographic-module-validation-program\/documents\/security-policies\/140sp3533.pdf","journal-title":"R"},{"issue":"9","key":"e_1_3_1_74_2","article-title":"Building a high-performance, programmable secure coprocessor","volume":"31","author":"Smith Sean W.","year":"1999","unstructured":"Sean W. Smith and Steve Weingart. 1999. Building a high-performance, programmable secure coprocessor. Computer Networks 31, 9 (1999), 831\u2013860.","journal-title":"Computer Networks"},{"key":"e_1_3_1_75_2","first-page":"981","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201924)","author":"Song Chihun","year":"2024","unstructured":"Chihun Song, Michael Jaemin Kim, Tianchen Wang, Houxiang Ji, Jinghan Huang, Ipoom Jeong, Jaehyun Park, Hwayong Nam, Minbok Wi, Jung Ho Ahn, and Nam Sung Kim. 2024. TAROT: A CXL SmartNIC-based defense against multi-bit errors by row-hammer attacks. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201924). 981\u2013998."},{"issue":"4","key":"e_1_3_1_76_2","article-title":"Path ORAM: An extremely simple oblivious RAM protocol","volume":"65","author":"Stefanov Emil","year":"2018","unstructured":"Emil Stefanov, Marten van Dijk, Elaine Shi, T-H Hubert Chan, Christopher Fletcher, Ling Ren, Xiangyao Yu, and Srinivas Devadas. 2018. Path ORAM: An extremely simple oblivious RAM protocol. Journal of the ACM 65, 4 (2018), 1\u201326.","journal-title":"Journal of the ACM"},{"key":"e_1_3_1_77_2","first-page":"8","volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC\u201923)","author":"Su Lisa","year":"2023","unstructured":"Lisa Su and Sam Naffziger. 2023. 1.1 Innovation for the next decade of compute efficiency. In Proceedings of the International Solid-State Circuits Conference (ISSCC\u201923). 8\u201312."},{"key":"e_1_3_1_78_2","first-page":"105","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO\u201923)","author":"Sun Yan","year":"2023","unstructured":"Yan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper, Chihun Song, Jinghan Huang, Houxiang Ji, Siddharth Agarwal, Jiaqi Lou, Ipoom Jeong, Ren Wang, Jung Ho Ahn, Tianyin Xu, and Nam Sung Kim. 2023. Demystifying CXL memory with genuine CXL-ready systems and devices. In Proceedings of the International Symposium on Microarchitecture (MICRO\u201923). 105\u2013121."},{"key":"e_1_3_1_79_2","first-page":"665","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918)","author":"Taassori Meysam","year":"2018","unstructured":"Meysam Taassori, Ali Shafiee, and Rajeev Balasubramonian. 2018. VAULT: Reducing paging overheads in SGX with efficient integrity verification structures. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201918). 665\u2013678."},{"key":"e_1_3_1_80_2","first-page":"322","volume-title":"Proceedings of the Symposium on Security and Privacy (SP\u201921)","author":"Tan Mingtian","year":"2021","unstructured":"Mingtian Tan, Junpeng Wan, Zhe Zhou, and Zhou Li. 2021. Invisible probe: Timing attacks with PCIe congestion side-channel. In Proceedings of the Symposium on Security and Privacy (SP\u201921). 322\u2013338."},{"key":"e_1_3_1_81_2","article-title":"XConn: CXL Switches for AI","author":"Technologies Xconn","year":"2024","unstructured":"Xconn Technologies. 2024. XConn: CXL Switches for AI. Retrieved 11 November 2024 from https:\/\/www.youtube.com\/watch?v=oCldo3GgJKg","journal-title":"R"},{"key":"e_1_3_1_82_2","first-page":"2839","volume-title":"Proceedings of the USENIX Security Symposium (Security\u201922)","author":"Townley Daniel","year":"2022","unstructured":"Daniel Townley, Kerem Ar\u0131kan, Yu David Liu, Dmitry Ponomarev, and O\u011fuz Ergin. 2022. Composable cachelets: Protecting enclaves from cache side-channel attacks. In Proceedings of the USENIX Security Symposium (Security\u201922). 2839\u20132856."},{"key":"e_1_3_1_83_2","first-page":"719","volume-title":"Proceedings of the USENIX Security Symposium (Security\u201914)","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+ RELOAD: A high resolution, low noise, l3 cache side-channel attack. In Proceedings of the USENIX Security Symposium (Security\u201914). 719\u2013732."},{"key":"e_1_3_1_84_2","first-page":"266","volume-title":"Proceedings of the European Conference on Computer Systems (Eurosys\u201923)","author":"Yoon Wonsup","year":"2023","unstructured":"Wonsup Yoon, Jisu Ok, Jinyoung Oh, Sue Moon, and Youngjin Kwon. 2023. DiLOS: Do not trade compatibility for performance in memory disaggregation. In Proceedings of the European Conference on Computer Systems (Eurosys\u201923). 266\u2013282."},{"key":"e_1_3_1_85_2","first-page":"616","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201915)","author":"Yu Xiangyao","year":"2015","unstructured":"Xiangyao Yu, Syed Kamran Haider, Ling Ren, Christopher Fletcher, Albert Kwon, Marten Van Dijk, and Srinivas Devadas. 2015. Proram: Dynamic prefetcher for oblivious ram. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201915). 616\u2013628."},{"key":"e_1_3_1_86_2","first-page":"213","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922)","author":"Yuan Shougang","year":"2022","unstructured":"Shougang Yuan, Amro Awad, Ardhi Wiratama Baskara Yudha, Yan Solihin, and Huiyang Zhou. 2022. Adaptive security support for heterogeneous memory on GPUs. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA\u201922). 213\u2013228."},{"key":"e_1_3_1_87_2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1024393.1024403","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201904)","author":"Zhuang Xiaotong","year":"2004","unstructured":"Xiaotong Zhuang, Tao Zhang, and Santosh Pande. 2004. HIDE: An infrastructure for efficiently protecting information leakage on the address bus. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201904). 72\u201384."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3703354","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3703354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:19:03Z","timestamp":1750295943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3703354"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,20]]},"references-count":86,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,3,31]]}},"alternative-id":["10.1145\/3703354"],"URL":"https:\/\/doi.org\/10.1145\/3703354","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,20]]},"assertion":[{"value":"2024-06-21","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-26","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-03-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}