{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:16Z","timestamp":1750309516564,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T00:00:00Z","timestamp":1736467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,3,31]]},"abstract":"<jats:p>Rapid growth in Deep Neural Network (DNN) workloads has increased the energy footprint of the Artificial Intelligence (AI) computing realm. For optimum energy efficiency, we propose operating a DNN hardware in the Low-Power Computing (LPC) region. However, operating at LPC causes increased delay sensitivity to Process Variation (PV). Delay faults are an intriguing consequence of PV. In this article, we demonstrate the vulnerability of DNNs to delay variations, substantially lowering the prediction accuracy. To overcome delay faults, we present STRIVE\u2014a post-fabrication fault detection and reactive error reduction technique. We also introduce a time-borrow correction technique to ensure error-free DNN computation.<\/jats:p>","DOI":"10.1145\/3705003","type":"journal-article","created":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T10:58:36Z","timestamp":1733137116000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["STRIVE: Empowering a Low Power Tensor Processing Unit with Fault Detection and Error Resilience"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6331-6844","authenticated-orcid":false,"given":"Noel Daniel","family":"Gundi","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Utah State University, College of Engineering, Logan, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3927-1612","authenticated-orcid":false,"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Utah State University, Logan, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0228-2737","authenticated-orcid":false,"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Utah State University, Logan, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,1,10]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"2021. Free Spoken Digit Dataset (FSDD). Retrieved from https:\/\/github.com\/Jakobovski\/free-spoken-digit-dataset. (2021)."},{"key":"e_1_3_2_3_2","unstructured":"2021. Reuters-21578 Dataset. Retrieved from http:\/\/kdd.ics.uci.edu\/databases\/reuters21578\/reuters21578.html. (2021)."},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908556"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.3390\/fi11040100"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS56346.2023.10139981"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3107401"},{"key":"e_1_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Yu-Hsin Chen Tushar Krishna Joel S. Emer and Vivienne Sze. 2016. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE Journal of Solid-State Circuits 52 1 (2016) 127\u2013138.","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_10_2","unstructured":"Fran\u00e7ois Chollet et\u00a0al. 2015. Keras. Retrieved from https:\/\/keras.io. (2015)."},{"key":"e_1_3_2_11_2","doi-asserted-by":"crossref","unstructured":"H\u00fcsrev C\u0131lasun Salonik Resch Zamshed I. Chowdhury Masoud Zabihi Yang Lv Brandon Zink Jian-Ping Wang Sachin S. Sapatnekar and Ulya R. Karpuzcu. 2024. On error correction for nonvolatile processing-in-memory. In 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA). IEEE 678\u2013692.","DOI":"10.1109\/ISCA59077.2024.00055"},{"key":"e_1_3_2_12_2","volume-title":"Design and Implementation of a Low Power T-Gate Cell Library and Comparison with its CMOS Equivalent","author":"De Kanishka","year":"2014","unstructured":"Kanishka De. 2014. Design and Implementation of a Low Power T-Gate Cell Library and Comparison with its CMOS Equivalent. Oklahoma State University."},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/BIBE.2017.00-72"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3206262"},{"key":"e_1_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Dan Ernst Nam Sung Kim Shidhartha Das Sanjay Pant Rajeev R. Rao Toan Pham Conrad H. Ziesler David Blaauw Todd M. Austin Kriszti\u00e1n Flautner and Trevor N. Mudge. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture 2003. MICRO-36. IEEE 7\u201318.","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"e_1_3_2_16_2","doi-asserted-by":"crossref","unstructured":"Kamyar Givaki Behzad Salami Reza Hojabr SM Reza Tayaranian Ahmad Khonsari Dara Rahmati Saeid Gorgin Adrian Cristal and Osman S. Unsal. 2020. On the resilience of deep learning for reduced-voltage FPGAs. In 2020 28th Euromicro International Conference on Parallel Distributed and Network-Based Processing (PDP). IEEE 110\u2013117.","DOI":"10.1109\/PDP50117.2020.00023"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00072"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477016"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/2\/022406"},{"key":"e_1_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Xun Jiao Mulong Luo Jeng-Hau Lin and Rajesh K. Gupta. 2017. An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations. In 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE 945\u2013950.","DOI":"10.1109\/ICCAD.2017.8203882"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"key":"e_1_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Ulya R. Karpuzcu Krishna B. Kolluru Nam Sung Kim and Josep Torrellas. 2012. VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages. In IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012). IEEE 1\u201311.","DOI":"10.1109\/DSN.2012.6263951"},{"key":"e_1_3_2_23_2","doi-asserted-by":"crossref","unstructured":"S. Karen Khatamifard Michael Resch Nam Sung Kim and Ulya R. Karpuzcu. 2016. VARIUS-TC: A modular architecture-level model of parametric variation for thin-channel switches. In 2016 IEEE 34th International Conference on Computer Design (ICCD). IEEE 654\u2013661.","DOI":"10.1109\/ICCD.2016.7753353"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358280"},{"key":"e_1_3_2_25_2","volume-title":"Learning Multiple Layers of Features from Tiny Images","author":"Krizhevsky Alex","year":"2009","unstructured":"Alex Krizhevsky. 2009. Learning Multiple Layers of Features from Tiny Images. Technical Report."},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3048829"},{"key":"e_1_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Shamik Kundu Suvadeep Banerjee Arnab Raha Fei Su Suriyaprakash Natarajan and Kanad Basu. 2023. Trouble-shooting at gan point: Improving functional safety in deep learning accelerators. IEEE Transactions on Computers 72 8 (2023) 2194\u20132208.","DOI":"10.1109\/TC.2023.3241218"},{"key":"e_1_3_2_28_2","unstructured":"Yann LeCun and Corinna Cortes. 2010. MNIST handwritten digit database. Retrieved from http:\/\/yann.lecun.com\/exdb\/mnist\/. (2010)."},{"key":"e_1_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Hayoung Lee Jihye Kim Jongho Park and Sungho Kang. 2023. STRAIT: Self-test and self-recovery for AI accelerator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 9 (2023) 3092\u20133104.","DOI":"10.1109\/TCAD.2023.3236875"},{"key":"e_1_3_2_30_2","doi-asserted-by":"crossref","unstructured":"Jinsu Lee Sanghoon Kang Jinmook Lee Dongjoo Shin Donghyeon Han and Hoi-Jun Yoo. 2020. The hardware and algorithm co-design for energy-efficient DNN processor on edge\/mobile devices. IEEE Transactions on Circuits and Systems I: Regular Papers 67 10 (2020) 3458\u20133470.","DOI":"10.1109\/TCSI.2020.3021397"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2019.2946140"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9111849"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10172048"},{"key":"e_1_3_2_34_2","unstructured":"Andrew Maas Raymond E. Daly Peter T. Pham Dan Huang Andrew Y. Ng and Christopher Potts. 2011. Learning word vectors for sentiment analysis. In Proceedings of the 49th Annual Meeting of the Association for Computational Linguistics: Human Language Technologies. 142\u2013150."},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981056"},{"key":"e_1_3_2_36_2","volume-title":"NIPS Workshop on Deep Learning and Unsupervised Feature Learning 2011","author":"Netzer Yuval","year":"2011","unstructured":"Yuval Netzer, Tao Wang, Adam Coates, Alessandro Bissacco, Bo Wu, and Andrew Y. Ng. 2011. Reading digits in natural images with unsupervised feature learning. In NIPS Workshop on Deep Learning and Unsupervised Feature Learning 2011."},{"key":"e_1_3_2_37_2","doi-asserted-by":"crossref","unstructured":"Duy-Thanh Nguyen Nhut-Minh Ho and Ik-Joon Chang. 2019. St-DRC: Stretchable DRAM refresh controller with no parity-overhead error correction scheme for energy-efficient DNNs. In Proceedings of the 56th Annual Design Automation Conference. 1\u20136.","DOI":"10.1145\/3316781.3317915"},{"key":"e_1_3_2_38_2","doi-asserted-by":"crossref","unstructured":"Pramesh Pandey Prabal Basu Koushik Chakraborty and Sanghamitra Roy. 2019. GreenTPU: Improving timing error resilience of a near-threshold tensor processing unit. In Proceedings of the 56th Annual Design Automation Conference 2019. 1\u20136.","DOI":"10.1145\/3316781.3317835"},{"key":"e_1_3_2_39_2","doi-asserted-by":"crossref","unstructured":"Brandon Reagen Udit Gupta Lillian Pentecost Paul Whatmough Sae Kyu Lee Niamh Mulholland David Brooks and Gu-Yeon Wei. 2018. Ares: A framework for quantifying the resilience of deep neural networks. In Proceedings of the 55th Annual Design Automation Conference. 1\u20136.","DOI":"10.1109\/DAC.2018.8465834"},{"key":"e_1_3_2_40_2","doi-asserted-by":"crossref","unstructured":"Brandon Reagen Paul Whatmough Robert Adolf Saketh Rama Hyunkwang Lee Sae Kyu Lee Jos\u00e9 Miguel Hern\u00e1ndez-Lobato Gu-Yeon Wei and David Brooks. 2016. Minerva: Enabling low-power highly-accurate deep neural network accelerators. ACM SIGARCH Computer Architecture News 44 3 (2016) 267\u2013278.","DOI":"10.1145\/3007787.3001165"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250866"},{"key":"e_1_3_2_42_2","doi-asserted-by":"crossref","unstructured":"Behzad Salami Erhan Baturay Onural Ismail Emir Yuksel Fahrettin Koc Oguz Ergin Adri\u00e1n Cristal Kestelman Osman Unsal Hamid Sarbazi-Azad and Onur Mutlu. 2000. An experimental study of reduced-voltage operation in modern FPGAs for neural network acceleration. In 2020 50th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE 138\u2013149.","DOI":"10.1109\/DSN48063.2020.00032"},{"key":"e_1_3_2_43_2","doi-asserted-by":"crossref","unstructured":"Mingoo Seok Gregory Chen Scott Hanson Michael Wieckowski David Blaauw and Dennis Sylvester. 2011. CAS-FEST 2010: Mitigating variability in near-threshold computing. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 1 1 (2011) 42\u201349.","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"e_1_3_2_44_2","doi-asserted-by":"crossref","unstructured":"Umair Saeed Solangi Muhammad Ibtesam Muhammad Adil Ansari Jinuk Kim and Sungju Park. 2021. Test architecture for systolic array of edge-based AI accelerator. In IEEE Access 9 (2021) 96700\u201396710.","DOI":"10.1109\/ACCESS.2021.3094741"},{"key":"e_1_3_2_45_2","doi-asserted-by":"crossref","unstructured":"Theofilos Spyrou Sarah A. El-Sayed Engin Afacan Luis A. Camu\u00f1as-Mesa Bernab\u00e9 Linares-Barranco and Haralampos-G. Stratigopoulos. 2021. Neuron fault tolerance in spiking neural networks. In 2021 Design Automation & Test in Europe Conference & Exhibition (DATE). IEEE 743\u2013748.","DOI":"10.23919\/DATE51398.2021.9474081"},{"key":"e_1_3_2_46_2","doi-asserted-by":"crossref","unstructured":"Johannes Stallkamp Marc Schlipsing Jan Salmen and Christian Igel. 2012. Man vs. computer: Benchmarking machine learning algorithms for traffic sign recognition. Neural Networks 32 (2012) 323\u2013332.","DOI":"10.1016\/j.neunet.2012.02.016"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00067"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480111"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307772.3328315"},{"key":"e_1_3_2_50_2","doi-asserted-by":"crossref","unstructured":"Haoxin Tu Lingxiao Jiang Jiaqi Hong Xuhua Ding and He Jiang. 2024. Concretely mapped symbolic memory locations for memory error detection. In IEEE Transactions on Software Engineering 50 7 (2024) 1747\u20131767.","DOI":"10.1109\/TSE.2024.3395412"},{"key":"e_1_3_2_51_2","unstructured":"Han Xiao Kashif Rasul and Roland Vollgraf. 2017. Fashion-MNIST: A novel image dataset for benchmarking machine learning algorithms. arXiv:1708.07747. Retrieved from https:\/\/arxiv.org\/abs\/1708.07747"},{"key":"e_1_3_2_52_2","unstructured":"Dawen Xu Cheng Chu Qianlong Wang Cheng Liu Ying Wang Lei Zhang Huaguo Liang and Kwang-Ting Cheng. 2020. A hybrid computing architecture for fault-tolerant deep learning accelerators. In 2020 IEEE 38th International Conference on Computer Design (ICCD). IEEE 478\u2013485."},{"key":"e_1_3_2_53_2","doi-asserted-by":"crossref","unstructured":"Geng Yuan Zhiheng Liao Xiaolong Ma Yuxuan Cai Zhenglun Kong Xuan Shen Jingyan Fu Zhengang Li Chengming Zhang Hongwu Peng. 2021. Improving DNN fault tolerance using weight pruning and differential crossbar mapping for reram-based edge AI. In 2021 22nd International Symposium on Quality Electronic Design (ISQED). IEEE 135\u2013141.","DOI":"10.1109\/ISQED51717.2021.9424332"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2915656"},{"key":"e_1_3_2_55_2","doi-asserted-by":"crossref","unstructured":"Wei Zhao and Yu Cao. 2006. New generation of predictive technology model for sub-45 nm early design exploration. IEEE Transactions on Electron Devices 53 11 (2006) 2816\u20132823.","DOI":"10.1109\/TED.2006.884077"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3705003","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3705003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:02Z","timestamp":1750295882000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3705003"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,10]]},"references-count":54,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,3,31]]}},"alternative-id":["10.1145\/3705003"],"URL":"https:\/\/doi.org\/10.1145\/3705003","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2025,1,10]]},"assertion":[{"value":"2023-09-08","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-10","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-01-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}