{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:29Z","timestamp":1750309529077,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T00:00:00Z","timestamp":1736467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,3,31]]},"abstract":"<jats:p>Cell placement is a step of paramount importance in chip physical design and requests relentless effort for continuous improvement. Recently, designs with two-dimensional (2D) processing element arrays have become popular primarily due to their deep neural network hardware applications. The 2D array regularity is similar to but different from the regularity of conventional datapath designs. To exploit the 2D array regularity, this work develops a new global placement technique, Placement of Arrays with SOft Regularity (PASOR), built upon RePlAce, the state-of-the-art placement framework. Experimental results from various designs show that the proposed approach can reduce global routing wirelength by 11% and 6% compared to RePlAce and a previous work on datapath driven placement, respectively.<\/jats:p>","DOI":"10.1145\/3705729","type":"journal-article","created":{"date-parts":[[2024,11,25]],"date-time":"2024-11-25T11:08:52Z","timestamp":1732532932000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Global Placement Exploiting Soft 2D Regularity"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8529-0398","authenticated-orcid":false,"given":"Donghao","family":"Fang","sequence":"first","affiliation":[{"name":"Texas A&amp;M University, College Station, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2008-7915","authenticated-orcid":false,"given":"Boyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rutgers University, New Brunswick, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4906-3788","authenticated-orcid":false,"given":"Hailiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9887-5109","authenticated-orcid":false,"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices Inc, Santa Clara, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3978-2930","authenticated-orcid":false,"given":"Bo","family":"Yuan","sequence":"additional","affiliation":[{"name":"Rutgers University, New Brunswick, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1157-7799","authenticated-orcid":false,"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Electrical Engineering, Texas A&amp;M University, College Station, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,1,10]]},"reference":[{"key":"e_1_3_2_2_2","first-page":"311","volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD\u201903)","author":"Adya Saurabh N.","year":"2003","unstructured":"Saurabh N. Adya, Igor L. Markov, and Paul G. Villarrubia. 2003. On whitespace and stability in mixed-size placement and physical synthesis. In Proceedings of the International Conference on Computer Aided Design (ICCAD\u201903). IEEE, 311\u2013318."},{"key":"e_1_3_2_3_2","first-page":"1131","volume-title":"Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP\u201915)","author":"Anwar Sajid","year":"2015","unstructured":"Sajid Anwar, Kyuyeon Hwang, and Wonyong Sung. 2015. Fixed point optimization of deep convolutional neural networks for object recognition. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP\u201915). IEEE, 1131\u20131135."},{"key":"e_1_3_2_4_2","first-page":"2247","volume-title":"Proceedings of the IEEE Vehicular Technology Conference","author":"Asai Takahiro","year":"2000","unstructured":"Takahiro Asai and Tadashi Matsumoto. 2000. A systolic array RLS processor. In Proceedings of the IEEE Vehicular Technology Conference. 2247\u20132251."},{"key":"e_1_3_2_5_2","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1145\/123186.123284","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference","author":"Cai H.","year":"1990","unstructured":"H. Cai, Stefaan Note, Paul Six, and Hugo De Man. 1990. A data path layout assembler for high performance DSP circuits. In Proceedings of the ACM\/IEEE Design Automation Conference. 306\u2013311."},{"issue":"10","key":"e_1_3_2_6_2","doi-asserted-by":"crossref","first-page":"1665","DOI":"10.1109\/29.7554","article-title":"A new systolic array for discrete fourier transform","volume":"36","author":"Chan Long-Wen","year":"1988","unstructured":"Long-Wen Chan and Ming-Young Chen. 1988. A new systolic array for discrete fourier transform. IEEE Trans. Acoust. Speech Sign. Proces. 36, 10 (1988), 1665\u20131666.","journal-title":"IEEE Trans. Acoust. Speech Sign. Proces."},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_10_2","first-page":"762","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference","author":"Chou Sheng","year":"2012","unstructured":"Sheng Chou, Meng-Kai Hsu, and Yao-Wen Chang. 2012. Structure-aware placement for datapath-intensive circuit designs. In Proceedings of the ACM\/IEEE Design Automation Conference. 762\u2013767."},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.784120"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_13_2","volume-title":"Proceedings of the ACM International Symposium on Physical Design,","author":"Fang Donghao","year":"2022","unstructured":"Donghao Fang, Boyang Zhang, Hailiang Hu, Wuxi Li, Bo Yuan, and Jiang Hu. 2022. Global placement exploiting soft 2D Regularity. In Proceedings of the ACM International Symposium on Physical Design,."},{"key":"e_1_3_2_14_2","first-page":"833","volume-title":"Proceedings of the ACM\/IEEE Asia and South Pacific Design Automation Conference","author":"He Zhuolun","year":"2021","unstructured":"Zhuolun He, Peiyu Liao, Siting Liu, Yuzhe Ma, Yibo Lin, and Bei Yu. 2021. Physical synthesis for advanced neural network processors. In Proceedings of the ACM\/IEEE Asia and South Pacific Design Automation Conference. 833\u2013840."},{"key":"e_1_3_2_15_2","first-page":"239","volume-title":"Proceedings of the International Symposium on Physical Design","author":"Hu Bo","year":"2005","unstructured":"Bo Hu, Yue Zeng, and Malgorzata Marek-Sadowska. 2005. mFAR: Fixed-points-addition-based VLSI placement algorithm. In Proceedings of the International Symposium on Physical Design. 239\u2013241."},{"issue":"11","key":"e_1_3_2_16_2","first-page":"1","article-title":"New systolic array architecture for finite field division","volume":"15","author":"Ibrahim Atef","year":"2018","unstructured":"Atef Ibrahim, Hamed Elsimary, and Fayez Gebali. 2018. New systolic array architecture for finite field division. IEICE Electr. Expr. 15, 11 (2018), 1\u201311.","journal-title":"IEICE Electr. Expr."},{"key":"e_1_3_2_17_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Jiang Bentian","year":"2020","unstructured":"Bentian Jiang, Jingsong Chen, Jinwei Liu, Lixin Liu, Fangzhou Wang, Xiaopeng Zhang, and Evangeline F. Y. Young. 2020. CU. POKer: Placing DNNs on wafer-scale AI accelerator with optimal kernel sizing. In Proceedings of the 39th International Conference on Computer-Aided Design. 1\u20139."},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970944"},{"issue":"1","key":"e_1_3_2_20_2","first-page":"50","article-title":"SimPL: An effective placement algorithm","volume":"31","author":"Kim Myung-Chul","year":"2011","unstructured":"Myung-Chul Kim, Dong-Jin Lee, and Igor L. Markov. 2011. SimPL: An effective placement algorithm. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 31, 1 (2011), 50\u201360.","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"key":"e_1_3_2_21_2","first-page":"76","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology","author":"Kong Hongxin","year":"2020","unstructured":"Hongxin Kong, Lang Feng, Chunhua Deng, Bo Yuan, and Jiang Hu. 2020. How much does regularity help FPGA placement? In Proceedings of the IEEE International Conference on Field-Programmable Technology. 76\u201384."},{"key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"1875","DOI":"10.1109\/ISCAS.2005.1464977","volume-title":"2005 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201905)","author":"Lai Yen-Tai","year":"2005","unstructured":"Yen-Tai Lai, Hsin-Ya Lai, and Chia-Nan Yeh. 2005. Placement for the reconfigurable datapath architecture. In 2005 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201905). IEEE, 1875\u20131878."},{"key":"e_1_3_2_23_2","first-page":"143","volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications and IEEE International Conference on Ubiquitous Computing and Communications (ISPA\/IUCC\u201917)","author":"Li Zhisheng","year":"2017","unstructured":"Zhisheng Li, Lei Wang, Shasha Guo, Yu Deng, Qiang Dou, Haifang Zhou, and Wenyuan Lu. 2017. Laius: An 8-bit fixed-point CNN hardware inference engine. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications and IEEE International Conference on Ubiquitous Computing and Communications (ISPA\/IUCC\u201917). IEEE, 143\u2013150."},{"issue":"8","key":"e_1_3_2_24_2","doi-asserted-by":"crossref","first-page":"1874","DOI":"10.1109\/TVLSI.2019.2913958","article-title":"High-performance FPGA-based CNN accelerator with block-floating-point arithmetic","volume":"27","author":"Lian Xiaocong","year":"2019","unstructured":"Xiaocong Lian, Zhenyu Liu, Zhourui Song, Jiwu Dai, Wei Zhou, and Xiangyang Ji. 2019. High-performance FPGA-based CNN accelerator with block-floating-point arithmetic. IEEE Trans. VLSI Syst. 27, 8 (2019), 1874\u20131885.","journal-title":"IEEE Trans. VLSI Syst."},{"key":"e_1_3_2_25_2","first-page":"357","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design","author":"Lin Tao","year":"2013","unstructured":"Tao Lin, Chris Chu, Joseph R. Shinnerl, Ismail Bustany, and Ivailo Nedelchev. 2013. POLAR: Placement based on novel rough legalization and refinement. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 357\u2013362."},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"e_1_3_2_28_2","first-page":"110","volume-title":"Proceedings of the IFIP Workshop on Logic and Architecture Synthesis","author":"Nijssen Raymond X. T.","year":"1996","unstructured":"Raymond X. T. Nijssen and Jochen A. G. Jess. 1996. Two-dimensional datapath regularity extraction. In Proceedings of the IFIP Workshop on Logic and Architecture Synthesis. 110\u2013117."},{"key":"e_1_3_2_29_2","first-page":"758","volume-title":"Proceedings of the IEEE International Conference on Bioinformatics and Biomedicine","author":"Peltenburg Johan","year":"2016","unstructured":"Johan Peltenburg, Shanshan Ren, and Zaid Al-Ars. 2016. Maximizing systolic array efficiency to accelerate the PairHMM forward algorithm. In Proceedings of the IEEE International Conference on Bioinformatics and Biomedicine. 758\u2013762."},{"key":"e_1_3_2_30_2","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1007\/3-540-18203-9_13","volume-title":"Future Parallel Computers","author":"Quinton Patrice","year":"1987","unstructured":"Patrice Quinton. 1987. An introduction to systolic architectures. In Future Parallel Computers. Springer, Berlin, 387\u2013400."},{"key":"e_1_3_2_31_2","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/ISVLSI.2007.5","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201907)","author":"Rosiello Angelo P. E.","year":"2007","unstructured":"Angelo P. E. Rosiello, Fabrizio Ferrandi, Davide Pandini, and Donatella Sciuto. 2007. A hash-based approach for functional regularity extraction during logic synthesis. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201907). IEEE, 92\u201397."},{"issue":"3","key":"e_1_3_2_32_2","first-page":"18","article-title":"Design and FPGA implementation of systolic array architecture for matrix multiplication","volume":"26","author":"Vucha Mahendra","year":"2011","unstructured":"Mahendra Vucha and Arvind Rajawat. 2011. Design and FPGA implementation of systolic array architecture for matrix multiplication. Int. J. Comput. Appl. 26, 3 (2011), 18\u201322.","journal-title":"Int. J. Comput. Appl."},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228497"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2233862"},{"key":"e_1_3_2_35_2","first-page":"1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference","author":"Wei Xuechao","year":"2017","unstructured":"Xuechao Wei, Cody Hao Yu, Peng Zhang, Youxiang Chen, Yuxin Wang, Han Hu, Yun Liang, and Jason Cong. 2017. Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs. In Proceedings of the ACM\/IEEE Design Automation Conference. 1\u20136."},{"key":"e_1_3_2_36_2","first-page":"97","volume-title":"Proceedings of the IEEE International Conference on ASIC","author":"Yang Changqi","year":"2003","unstructured":"Changqi Yang, Xianlong Hong, Yici Cai, Wenting Hou, Tong Jing, and Weimin Wu. 2003. Standard-cell based data-path placement utilizing regularity. In Proceedings of the IEEE International Conference on ASIC. 97\u2013100."},{"key":"e_1_3_2_37_2","first-page":"264","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920).","author":"Ye T. Tao","year":"2000","unstructured":"T. Tao Ye and Giovanni De Micheli. 2000. Data path placement with regularity. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920). IEEE, 264\u2013270."},{"key":"e_1_3_2_38_2","first-page":"1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems","author":"Zhang Jiaxi","year":"2019","unstructured":"Jiaxi Zhang, Wentai Zhang, Guojie Luo, Xuechao Wei, Yun Liang, and Jason Cong. 2019. Frequency improvement of systolic array-based CNNs on FPGAs. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1\u20134."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3705729","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3705729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:12Z","timestamp":1750295892000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3705729"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,10]]},"references-count":37,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,3,31]]}},"alternative-id":["10.1145\/3705729"],"URL":"https:\/\/doi.org\/10.1145\/3705729","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2025,1,10]]},"assertion":[{"value":"2024-01-05","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-13","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-01-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}