{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:40:02Z","timestamp":1751863202706,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3726971","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"38-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Teaching Digital Logic and Computer Architecture Using Open Source Tools"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9124-8922","authenticated-orcid":false,"given":"Bill","family":"Siever","sequence":"first","affiliation":[{"name":"Washington University in St. Louis, St. Louis, Missouri, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5823-6580","authenticated-orcid":false,"given":"Michael","family":"Hall","sequence":"additional","affiliation":[{"name":"Washington University in St. Louis, St. Louis, Missouri, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3605-621X","authenticated-orcid":false,"given":"James","family":"Feher","sequence":"additional","affiliation":[{"name":"Washington University in St. Louis, St. Louis, Missouri, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7207-6106","authenticated-orcid":false,"given":"Roger","family":"Chamberlain","sequence":"additional","affiliation":[{"name":"Washington University in St. Louis, St. Louis, Missouri, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.18260\/1-2--44082"},{"key":"e_1_3_3_1_3_2","unstructured":"Cocotb. Accessed Feb.\u00a02025. COroutine based COsimulation TestBench. https:\/\/www.cocotb.org\/."},{"key":"e_1_3_3_1_4_2","unstructured":"Gwenhael Goavec-Merou et\u00a0al. Accessed Feb.\u00a02025. openFPGALoader: universal utility for loading FPGA. https:\/\/trabucayre.github.io\/openFPGALoader\/."},{"key":"e_1_3_3_1_5_2","volume-title":"Digital Design and Computer Architecture, RISC-V Edition","author":"Harris Sarah","year":"2022","unstructured":"Sarah Harris and David Harris. 2022. Digital Design and Computer Architecture, RISC-V Edition. Morgan Kaufmann."},{"key":"e_1_3_3_1_6_2","unstructured":"Masahiro Hiramori. Accessed Feb.\u00a02025. Verilog-HDL\/SystemVerilog\/Bluespec SystemVerilog support for VS Code. https:\/\/marketplace.visualstudio.com\/items?itemName=mshr-h.VerilogHDL."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1517664.1517735"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-35333-9_13"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3375258.3375272"},{"key":"e_1_3_3_1_10_2","unstructured":"Fischer Moseley. Accessed Feb.\u00a02025. Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping. https:\/\/github.com\/fischermoseley\/manta."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Claus Pahl Antonio Brogi Jacopo Soldani and Pooyan Jamshidi. 2017. Cloud container technologies: a state-of-the-art review. IEEE Transactions on Cloud Computing 7 3 (2017) 677\u2013692.","DOI":"10.1109\/TCC.2017.2702586"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/1275633.1275635"},{"key":"e_1_3_3_1_13_2","unstructured":"RISC-V Collaboration. Accessed Feb.\u00a02025. RISC-V GNU Compiler Toolchain. https:\/\/github.com\/riscv-collab\/riscv-gnu-toolchain\/."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"e_1_3_3_1_15_2","unstructured":"Bill Siever. Accessed Feb.\u00a02025. JLS: Java Logic Simulator. https:\/\/github.com\/bsiever\/JLS\/."},{"key":"e_1_3_3_1_16_2","unstructured":"Bill Siever. Accessed Mar.\u00a02025. Tools for Digital Logic and Computer Design. https:\/\/github.com\/digital-logic-and-computer-design\/upduino-devcontainer."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3641555.3705024"},{"key":"e_1_3_3_1_18_2","volume-title":"Open Source Digital Design Conference (ORConf)","author":"Snyder Wilson","year":"2018","unstructured":"Wilson Snyder. 2018. Verilator 4.0: open simulation goes multithreaded. In Open Source Digital Design Conference (ORConf)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649153.3649209"},{"key":"e_1_3_3_1_20_2","unstructured":"Shao-Ce Sun. Accessed Feb.\u00a02025. Most Comprehensive RISC-V ASM Highlighting. https:\/\/marketplace.visualstudio.com\/items?itemName=sunshaoce.RISC-V."},{"key":"e_1_3_3_1_21_2","unstructured":"UPduino. Accessed Feb.\u00a02025. UPduino-v3.0 and 3.1. https:\/\/github.com\/digital-logic-and-computer-design\/UPduino-v3.0\/."},{"key":"e_1_3_3_1_22_2","unstructured":"Venus. Accessed Feb.\u00a02025. Venus RISC-V instruction set simulator built for education. https:\/\/github.com\/ThaumicMekanism\/venus."},{"key":"e_1_3_3_1_23_2","unstructured":"Venus \u2013 VS Code. Accessed Feb.\u00a02025. RISC-V Venus Simulator embedded in VS Code. https:\/\/github.com\/hm-riscv\/vscode-riscv-venus."},{"key":"e_1_3_3_1_24_2","unstructured":"Stephen Williams. Accessed Feb.\u00a02025. The ICARUS Verilog Compilation System. https:\/\/github.com\/steveicarus\/iverilog."},{"key":"e_1_3_3_1_25_2","volume-title":"Proc. of 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys-a free Verilog synthesis suite. In Proc. of 21st Austrian Workshop on Microelectronics (Austrochip). 6\u00a0pages."},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"},{"key":"e_1_3_3_1_27_2","unstructured":"YoWASP. Accessed Feb.\u00a02025. Unofficial WebAssembly-based packages for Yosys nextpnr and more. https:\/\/yowasp.org\/."}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3726971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:14:41Z","timestamp":1751861681000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3726971"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":26,"alternative-id":["10.1145\/3706594.3726971","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3726971","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}