{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:40:02Z","timestamp":1751863202765,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","funder":[{"name":"HORIZON CHIPS-JU programme","award":["ISOLDE (101112274)"],"award-info":[{"award-number":["ISOLDE (101112274)"]}]},{"name":"Italian Ministry of University and Research","award":["PON ?Ricerca e Innovazione? 2014-2020, Azione IV.5, DM n.1061"],"award-info":[{"award-number":["PON ?Ricerca e Innovazione? 2014-2020, Azione IV.5, DM n.1061"]}]},{"name":"Swiss State Secretariat for Education, Research, and Innovation (SERI)","award":["SwissChips initiative"],"award-info":[{"award-number":["SwissChips initiative"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3726974","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"50-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2413-8592","authenticated-orcid":false,"given":"Matteo","family":"Perotti","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1631-1597","authenticated-orcid":false,"given":"Vincenzo","family":"Maisto","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Napoli Federico II, Naples, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1363-9767","authenticated-orcid":false,"given":"Moritz","family":"Imfeld","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8683-8060","authenticated-orcid":false,"given":"Nils","family":"Wistoff","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1685-8736","authenticated-orcid":false,"given":"Alessandro","family":"Cilardo","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Napoli Federico II, Naples, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland and Universit\u00e0 di Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"AMD. 2024. VCU128 Evaluation Board User Guide UG1302. Retrieved Feb 2024 from https:\/\/docs.amd.com\/r\/en-US\/ug1302-vcu128-eval-bd"},{"key":"e_1_3_3_2_3_2","unstructured":"Andes Technology. 2024. AndesCore\u2122 AX45MPV Processor. Retrieved Feb 2024 from https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/riscv-ax45mpv"},{"key":"e_1_3_3_2_4_2","volume-title":"AMBA AXI Protocol Specification","year":"2023","unstructured":"Arm 2023. AMBA AXI Protocol Specification. Arm. Retrieved Feb, 2024 from https:\/\/developer.arm.com\/documentation\/ihi0022 Nr: ARM IHI 0022. V: Issue K."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.5555\/3539845.3540113"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Francesco Minervini et\u00a0al. 2023. Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications. ACM Trans. Archit. Code Optim. 20 2 Article 28 (March 2023) 25\u00a0pages. https:\/\/doi.org\/10.1145\/3575861","DOI":"10.1145\/3575861"},{"key":"e_1_3_3_2_8_2","unstructured":"NVIDIA. 2023. NVIDIA Grace CPU Superchip. Retrieved Feb 2024 from https:\/\/www.nvidia.com\/en-us\/data-center\/grace-cpu-superchip"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Alessandro Ottaviano et\u00a0al. 2023. Cheshire: A Lightweight Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In. IEEE Transactions on Circuits and Systems II: Express Briefs 70 10 (2023) 3777\u20133781. https:\/\/doi.org\/10.1109\/TCSII.2023.3289186","DOI":"10.1109\/TCSII.2023.3289186"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti et\u00a0al. 2024. Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor. IEEE Trans. Comput. 73 7 (2024) 1822\u20131836. https:\/\/doi.org\/10.1109\/TC.2024.3388896","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_3_2_12_2","first-page":"1","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","author":"Platzer Michael","year":"2021","unstructured":"Michael Platzer and Peter Puschner. 2021. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Schloss Dagstuhl, 1\u201318. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Crist\u00f3bal Ram\u00edrez et\u00a0al. 2020. A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures. ACM Trans. Archit. Code Optim. 17 4 Article 38 (Nov. 2020) 30\u00a0pages. https:\/\/doi.org\/10.1145\/3422667","DOI":"10.1145\/3422667"},{"key":"e_1_3_3_2_14_2","unstructured":"Semidynamics. 2023. Semidynamics Vector Unit. Retrieved Feb 2024 from https:\/\/semidynamics.com\/en\/technology\/vector-unit"},{"key":"e_1_3_3_2_15_2","volume-title":"SiFive Intelligence X280","author":"Corp. SiFive","year":"2022","unstructured":"SiFive Corp.2022. SiFive Intelligence X280. Retrieved Feb, 2024 from https:\/\/sifive.cdn.prismic.io\/sifive\/62e0df53-be02-4b50-b211-aa55b7042fc8_x280-datasheet-21G3.pdf Rev. 21G3."},{"key":"e_1_3_3_2_16_2","unstructured":"Jerry Zhao et\u00a0al. 2024. Instruction Scheduling in the Saturn Vector Unit. arxiv:https:\/\/arXiv.org\/abs\/2412.00997\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2412.00997"}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3726974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:14:52Z","timestamp":1751861692000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3726974"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":15,"alternative-id":["10.1145\/3706594.3726974","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3726974","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}