{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:55:43Z","timestamp":1768812943970,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3726975","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"54-57","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Enabling Fast System-Level Integration and Prototyping of Accelerator-Rich Platforms"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7420-6496","authenticated-orcid":false,"given":"Gianluca","family":"Bellocchi","sequence":"first","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8705-0761","authenticated-orcid":false,"given":"Alessandro","family":"Capotondi","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1010-4762","authenticated-orcid":false,"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"AMD. 2025. AMD AI Engine Technology. https:\/\/www.amd.com\/en\/products\/adaptive-socs-and-fpgas\/technologies\/ai-engine.html"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00011"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774517"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Yuze Chi Weikang Qiao Atefeh Sohrabizadeh Jie Wang and Jason Cong. 2022. Democratizing domain-specific computing. Commun. ACM 66 1 (2022) 74\u201385.","DOI":"10.1145\/3524108"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Jason Cong Mohammad\u00a0Ali Ghodrat Michael Gill Beayna Grigorian and Glenn Reinman. 2014. Architecture support for domain-specific accelerator-rich cmps. ACM Transactions on Embedded Computing Systems (TECS) 13 4s (2014) 1\u201326.","DOI":"10.1145\/2584664"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0404"},{"key":"e_1_3_3_2_10_2","unstructured":"Francesco Conti Angelo Garofalo Davide Rossi Giuseppe Tagliavini and Luca Benini. 2024. Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2412.20391 (2024)."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"e_1_3_3_2_12_2","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV)","author":"Giri Davide","year":"2020","unstructured":"Davide Giri, Kuan-Lin Chiu, Guy Eichler, Paolo Mantovani, N Chandramoorth, and Luca\u00a0P Carloni. 2020. Ariane+ NVDLA: Seamless third-party IP integration with ESP. In Workshop on Computer Architecture Research with RISC-V (CARRV)."},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Davide Giri Paolo Mantovani and Luca\u00a0P Carloni. 2018. Accelerators and coherence: An SoC perspective. IEEE Micro 38 6 (2018) 36\u201345.","DOI":"10.1109\/MM.2018.2877288"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942048"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3295816.3295821"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Erik Lindholm John Nickolls Stuart Oberman and John Montrym. 2008. NVIDIA Tesla: A unified graphics and computing architecture. IEEE micro 28 2 (2008) 39\u201355.","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Michael\u00a0J Lyons Mark Hempstead Gu-Yeon Wei and David Brooks. 2012. The accelerator store: A shared memory framework for accelerator-based systems. ACM Transactions on Architecture and Code Optimization (TACO) 8 4 (2012) 1\u201322.","DOI":"10.1145\/2086696.2086727"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_3_2_20_2","unstructured":"NVIDIA. 2025. NVIDIA Deep Learning Accelerator. https:\/\/nvdla.org\/"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Samuel Riedel Matheus Cavalcante Renzo Andri and Luca Benini. 2023. MemPool: A Scalable Manycore Architecture with a Low-Latency Shared L1 Memory. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2303.17742 (2023).","DOI":"10.1109\/TC.2023.3307796"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Yvan Tortorella Luca Bertaccini Luca Benini Davide Rossi and Francesco Conti. 2023. RedMule: A mixed-precision matrix\u2013matrix operation engine for flexible and energy-efficient on-chip linear algebra and TinyML training acceleration. Future Generation Computer Systems 149 (2023) 122\u2013135.","DOI":"10.1016\/j.future.2023.07.002"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Giacomo Valente Gianluca Brilli Tania Di\u00a0Mascio Alessandro Capotondi Paolo Burgio Paolo Valente and Andrea Marongiu. 2024. Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-Based Heterogeneous SoCs. IEEE Transactions on Parallel and Distributed Systems (2024).","DOI":"10.1109\/TPDS.2024.3513416"}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3726975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:15:02Z","timestamp":1751861702000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3726975"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":22,"alternative-id":["10.1145\/3706594.3726975","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3726975","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}