{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:33:10Z","timestamp":1763724790358,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","funder":[{"name":"Swiss National Science Foundation (SNSF)","award":["10002812"],"award-info":[{"award-number":["10002812"]}]},{"name":"European Union Horizon 2020 (EC H2020)","award":["101016776"],"award-info":[{"award-number":["101016776"]}]},{"name":"InnoHK, Hong Kong, SAR"},{"name":"Swiss State Secretariat for Education, Research, and Innovation (SERI)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3726977","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"62-65","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7003-3197","authenticated-orcid":false,"given":"Maxime Henri","family":"Aspros","sequence":"first","affiliation":[{"name":"Polytechnique Montr\u00e9al, Montreal, Quebec, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4451-7837","authenticated-orcid":false,"given":"Juan","family":"Sapriza","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8940-3775","authenticated-orcid":false,"given":"Giovanni","family":"Ansaloni","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, STI, EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9536-4947","authenticated-orcid":false,"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, STI, EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591437"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3637543.3652875"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050238"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","unstructured":"Loris\u00a0G\u00e9rard Duch et\u00a0al. 2017. HEAL-WEAR: an Ultra-Low Power Heterogeneous System for Bio-Signal Analysis. IEEE Transactions on Circuits and Systems I: Regular Papers 64 9 (2017) 14. 2448\u20132461. 10.1109\/Tcsi.2017.2701499","DOI":"10.1109\/Tcsi.2017.2701499"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Angelo Garofalo et\u00a0al. 2020. PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors. Phil. Trans. of the Royal Society A 378 2164 (2020) 20190155.","DOI":"10.1098\/rsta.2019.0155"},{"key":"e_1_3_3_2_9_2","unstructured":"GreenWaves Technologies. 2024. GAP9. https:\/\/greenwaves-technologies.com\/gap8_mcu_ai\/."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3378678.3391878"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Jungi Lee and Jongeun Lee. 2021. Specializing CGRAs for Light-Weight Convolutional Neural Networks. IEEE TCAD 41 10 (2021) 3387\u20133399.","DOI":"10.1109\/TCAD.2021.3123178"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Bingfeng Mei et\u00a0al. 2003. Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling. IEE Proceedings-Computers and Digital Techniques 150 5 (2003) 255\u2013261.","DOI":"10.1049\/ip-cdt:20030833"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Artur Podobas et\u00a0al. 2020. A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective. IEEE Access 8 (2020) 146719\u2013146743.","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"e_1_3_3_2_15_2","unstructured":"Cristian Tirelli et\u00a0al. 2024. SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs. ACM Journal on Emerging Technologies in Computing Systems (2024). arxiv:https:\/\/arXiv.org\/abs\/2402.12834"},{"key":"e_1_3_3_2_16_2","unstructured":"Daniel Vazquez Jose Miranda Alfonso Rodriguez Andres Otero Pascuale\u00a0Davide Schiavone and David Atienza. 2024. STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems. arxiv:https:\/\/arXiv.org\/abs\/2404.12503\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2404.12503"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Yuxuan Wang Cristian Tirelli Lara Orlandic Juan Sapriza Rub\u00e9n Rodr\u00edguez\u00a0\u00c1lvarez Giovanni Ansaloni Laura Pozzi and David Atienza\u00a0Alonso. 2025. An MLIR-based Compilation Framework for CGRA Application Deployment. Applied Reconfigurable Computing. Architectures Tools and Applications (2025).","DOI":"10.1007\/978-3-031-87995-1_3"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Dhananjaya Wijerathne et\u00a0al. 2021. HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 10 (2021) 3290\u20133303.","DOI":"10.1109\/TCAD.2021.3132551"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Mark Wijtvliet Henk Corporaal and Akash Kumar. 2021. CGRA-EAM\u2014Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures. ACM Transactions on Reconfigurable Technology and Systems 14 4 Article 19 (Sept. 2021) 19:1\u201319:28\u00a0pages. 10.1145\/3468874","DOI":"10.1145\/3468874"}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3726977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:15:11Z","timestamp":1751861711000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3726977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":18,"alternative-id":["10.1145\/3706594.3726977","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3726977","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}