{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:50:40Z","timestamp":1767423040863,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","funder":[{"name":"dAIEDGE","award":["01120726"],"award-info":[{"award-number":["01120726"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3726978","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"66-69","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-8147-758X","authenticated-orcid":false,"given":"Danilo","family":"Cammarata","sequence":"first","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2413-8592","authenticated-orcid":false,"given":"Matteo","family":"Perotti","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7576-0803","authenticated-orcid":false,"given":"Marco","family":"Bertuletti","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7495-6895","authenticated-orcid":false,"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland and Universit\u00e0 di Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2931-0435","authenticated-orcid":false,"given":"Pasquale Davide","family":"Schiavone","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9536-4947","authenticated-orcid":false,"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland and Universit\u00e0 di Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Youssef Abadade Anas Temouden Hatim Bamoumen Nabil Benamar Yousra Chtouki and Abdelhakim\u00a0Senhaji Hafid. 2023. A Comprehensive Survey on TinyML. IEEE Access 11 (2023) 96892\u201396922. https:\/\/doi.org\/10.1109\/ACCESS.2023.3294111","DOI":"10.1109\/ACCESS.2023.3294111"},{"key":"e_1_3_3_2_3_2","volume-title":"RISC-V Matrix Specification","author":"Computing Stream","year":"2024","unstructured":"Stream Computing. 2024. RISC-V Matrix Specification. Retrieved Mar, 2025 from https:\/\/github.com\/riscv-stc\/riscv-matrix-spec"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Michael Gautschi Pasquale\u00a0Davide Schiavone Andreas Traber Igor Loi Antonio Pullini Davide Rossi Eric Flamand Frank\u00a0K G\u00fcrkaynak and Luca Benini. 2017. Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 10 (2017) 2700\u20132713. https:\/\/doi.org\/10.1109\/TVLSI.2017.2654506","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586257"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"H.\u00a0T. Kung. 1982. Why systolic architectures? Computer 15 1 (1982) 37\u201346. https:\/\/doi.org\/10.1109\/MC.1982.1653825","DOI":"10.1109\/MC.1982.1653825"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Sang-Soo Park and Ki-Seok Chung. 2022. CONNA: Configurable Matrix Multiplication Engine for Neural Network Acceleration. Electronics 11 15 (2022). https:\/\/doi.org\/10.3390\/electronics11152373","DOI":"10.3390\/electronics11152373"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti Samuel Riedel Matheus Cavalcante and Luca Benini. 2025. Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2025) 1\u201314. https:\/\/doi.org\/10.1109\/TCAD.2025.3528349 Early Access.","DOI":"10.1109\/TCAD.2025.3528349"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546720"},{"key":"e_1_3_3_2_11_2","volume-title":"RISC-V IME set Specification","year":"2024","unstructured":"SpacemiT. 2024. RISC-V IME set Specification. Retrieved Mar, 2025 from https:\/\/github.com\/space-mit\/riscv-ime-extension-spec"},{"key":"e_1_3_3_2_12_2","volume-title":"RISC-V Matrix Extension Specification","year":"2023","unstructured":"T-Head. 2023. RISC-V Matrix Extension Specification. Retrieved Mar, 2025 from https:\/\/github.com\/XUANTIE-RV\/riscv-matrix-extension-spec\/tree\/v0.4.0"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Chuanning Wang Chao Fang Xiao Wu Zhongfeng Wang and Jun Lin. 2025. SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multiprecision DNN Inference. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 33 1 (2025) 207\u2013220. https:\/\/doi.org\/10.1109\/TVLSI.2024.3466224","DOI":"10.1109\/TVLSI.2024.3466224"},{"key":"e_1_3_3_2_14_2","unstructured":"Xiaoling Yi and et al.2024. OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling. arxiv:https:\/\/arXiv.org\/abs\/2411.09543\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2411.09543"}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3726978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:15:07Z","timestamp":1751861707000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3726978"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":13,"alternative-id":["10.1145\/3706594.3726978","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3726978","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}