{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T20:21:20Z","timestamp":1765484480608,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3706594.3728869","type":"proceedings-article","created":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:09Z","timestamp":1751861589000},"page":"9-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Leveraging gem5 for Hardware Trojan Research: Simulation for Machine-Learning-Based Detection"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0034-6189","authenticated-orcid":false,"given":"Alessandro","family":"Palumbo","sequence":"first","affiliation":[{"name":"CentraleSup\u00e9lec, Inria, CNRS, IRISA, Rennes, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0021-5808","authenticated-orcid":false,"given":"Ruben","family":"Salvador","sequence":"additional","affiliation":[{"name":"CentraleSup\u00e9lec, Inria, CNRS, IRISA, Rennes, France"}]}],"member":"320","published-online":{"date-parts":[[2025,7,6]]},"reference":[{"key":"e_1_3_3_1_2_2","first-page":"1","volume-title":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","author":"al. A. Palumbo et","year":"2021","unstructured":"A. Palumbo et al.2021. A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses. In 2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). 1\u20136. https:\/\/doi.org\/10.1109\/DFT52944.2021.9568291"},{"key":"e_1_3_3_1_3_2","first-page":"1","volume-title":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","author":"al. A. Palumbo et","year":"2023","unstructured":"A. Palumbo et al.2023. Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses. In 2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). 1\u20136. https:\/\/doi.org\/10.1109\/DFT59622.2023.10313534"},{"key":"e_1_3_3_1_4_2","first-page":"1","volume-title":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","author":"al. A. Palumbo et","year":"2023","unstructured":"A. Palumbo et al.2023. Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes. In 2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). 1\u20136. https:\/\/doi.org\/10.1109\/DFT59622.2023.10313563"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/RSP64122.2024.10871078"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3447852.3458715"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"A. Basak et\u00a0al. 2017. Security Assurance for System-on-Chip Designs With Untrusted IPs. IEEE Transactions on Information Forensics and Security 12 7 (2017) 1515\u20131528.","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert et\u00a0al. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News 39 2 (Aug. 2011) 1\u20137. https:\/\/doi.org\/10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224959"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962352"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3560834.3563830"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242145"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Asmit De et\u00a0al. 2020. HarTBleed: Using Hardware Trojans for Data Leakage Exploits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 4 (April 2020) 968\u2013979. https:\/\/doi.org\/10.1109\/TVLSI.2019.2961358","DOI":"10.1109\/TVLSI.2019.2961358"},{"key":"e_1_3_3_1_14_2","unstructured":"DIGITIMES. 2012. Trends in the global IC design service market. http:\/\/www.digitimes.com\/news\/a20120313RS400.html?chid=2."},{"key":"e_1_3_3_1_15_2","unstructured":"Christopher Domas. 2018. Hardware Backdoors in x86 CPUs. https:\/\/i.blackhat.com\/us-18\/Thu-August-9\/us-18-Domas-God-Mode-Unlocked-Hardware-Backdoors-In-x86-CPUs-wp.pdf."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Chen Dong Jinghui Chen Wenzhong Guo and Jian Zou. 2019. A machine-learning-based hardware-Trojan detection approach for chips in the Internet of Things. International Journal of Distributed Sensor Networks 15 12 (2019) 1550147719888098.","DOI":"10.1177\/1550147719888098"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569378"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000145"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288742"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW54576.2021.00017"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3623652.3623674"},{"key":"e_1_3_3_1_22_2","volume-title":"Chisel Community Conference","author":"Ganjehloo Nima","year":"2018","unstructured":"Nima Ganjehloo et\u00a0al. 2018. Integrating Cycle-Accurate Chisel Models with Gem5\u2019s System Simulation. In Chisel Community Conference."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"crossref","unstructured":"Kevin\u00a0Immanuel Gubbi et\u00a0al. 2023. Hardware Trojan Detection Using Machine Learning: A Tutorial. ACM Trans. Embed. Comput. Syst. 22 3 Article 46 (April 2023) 26\u00a0pages. https:\/\/doi.org\/10.1145\/3579823","DOI":"10.1145\/3579823"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Zhao Huang et\u00a0al. 2020. A Survey on Machine Learning Against Hardware Trojan Attacks: Recent Advances and Challenges. IEEE Access 8 (2020) 10796\u201310826.","DOI":"10.1109\/ACCESS.2020.2965016"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378629"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"K. Ar\u0131kan et al.2022. Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 7 (2022) 938\u2013951. https:\/\/doi.org\/10.1109\/TVLSI.2022.3171810","DOI":"10.1109\/TVLSI.2022.3171810"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"crossref","unstructured":"K. Xiao et al. 2016. Security Rule Checking in IC Design. Computer 49 8 (2016) 54\u201361.","DOI":"10.1109\/MC.2016.226"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"crossref","unstructured":"Mohammad Nasim\u00a0Imtaiz Khan et\u00a0al. 2020. Cache-Out: Leaking Cache Memory Using Hardware Trojan. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 6 (June 2020) 1461\u20131470. https:\/\/doi.org\/10.1109\/TVLSI.2020.2982188","DOI":"10.1109\/TVLSI.2020.2982188"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACET48583.2019.8956251"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2017.8285773"},{"key":"e_1_3_3_1_31_2","unstructured":"Lowe-Power et\u00a0al. 2020. The Gem5 Simulator: Version 20.0+. arXiv:https:\/\/arXiv.org\/abs\/2007.03152 [cs] (Sept. 2020). arxiv:https:\/\/arXiv.org\/abs\/2007.03152\u00a0[cs]"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224862"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"crossref","unstructured":"Alessandro Palumbo et\u00a0al. 2022. Is your FPGA bitstream Hardware Trojan-free? Machine learning can provide an answer. Journal of Systems Architecture 128 (2022) 102543. https:\/\/doi.org\/10.1016\/j.sysarc.2022.102543","DOI":"10.1016\/j.sysarc.2022.102543"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313534"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313563"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3634737.3637677"},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837435"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.5220\/0012324200003648"},{"key":"e_1_3_3_1_39_2","volume-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)","author":"Roelke Alec","year":"2017","unstructured":"Alec Roelke and Mircea\u00a0R Stan. 2017. RISC5: Implementing the RISC-V ISA in Gem5. In First Workshop on Computer Architecture Research with RISC-V (CARRV) , Vol.\u00a07."},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691207"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559052"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"crossref","unstructured":"Bicky Shakya Tony He Hassan Salmani Domenic Forte Swarup Bhunia and Mark Tehranipoor. 2017. Benchmarking of Hardware Trojans and Maliciously Affected Circuits. Journal of Hardware and Systems Security 1 1 (March 2017) 85\u2013102. https:\/\/doi.org\/10.1007\/s41635-017-0001-6","DOI":"10.1007\/s41635-017-0001-6"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322483"},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424291"},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00058"},{"key":"e_1_3_3_1_47_2","volume-title":"Workshop on Computer Architecture Research with RISC-V","author":"Ta Tuan","year":"2018","unstructured":"Tuan Ta et\u00a0al. 2018. Simulating Multi-Core RISC-V Systems in Gem5. In Workshop on Computer Architecture Research with RISC-V."},{"key":"e_1_3_3_1_48_2","unstructured":"Trust-Hub. 2024. Trust-Hub: A Community Platform for Hardware Security Research. https:\/\/trust-hub.org."},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"crossref","unstructured":"N.\u00a0G. Tsoutsos and M. Maniatakos. 2014. Fabrication Attacks: Zero-Overhead Malicious Modifications Enabling Modern Microprocessor Privilege Escalation. IEEE Trans. Emerging Topics in Computing 2 1 (2014) 81\u201393.","DOI":"10.1109\/TETC.2013.2287186"},{"key":"e_1_3_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317983"},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378199"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"crossref","unstructured":"J. Zhang et\u00a0al. 2015. VeriTrust: Verification for Hardware Trust. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 34 7 (2015) 1148\u20131161.","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"crossref","unstructured":"Jiliang Zhang and Gang Qu. 2019. Recent attacks and defenses on FPGA-based systems. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 12 3 (2019) 1\u201324.","DOI":"10.1145\/3340557"}],"event":{"name":"CF '25 Companion: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706594.3728869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:13:38Z","timestamp":1751861618000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706594.3728869"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":52,"alternative-id":["10.1145\/3706594.3728869","10.1145\/3706594"],"URL":"https:\/\/doi.org\/10.1145\/3706594.3728869","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}