{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:08:54Z","timestamp":1755907734308,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2027069, 2438325, 2106750"],"award-info":[{"award-number":["2027069, 2438325, 2106750"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006374","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-24-1-2623"],"award-info":[{"award-number":["N00014-24-1-2623"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708822","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"172-178","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Tile-Level Pipeline for Linear Scalable Stencil Computation on AMD AI Engines"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3635-2409","authenticated-orcid":false,"given":"Zhenyu","family":"Xu","sequence":"first","affiliation":[{"name":"Clemson University, Clemson, SC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4382-9009","authenticated-orcid":false,"given":"Miaoxiang","family":"Yu","sequence":"additional","affiliation":[{"name":"Clemson University, Clemson, SC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7128-3343","authenticated-orcid":false,"given":"Yazhe","family":"Zhang","sequence":"additional","affiliation":[{"name":"Clemson University, Clemson, SC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5006-223X","authenticated-orcid":false,"given":"Jillian","family":"Cai","sequence":"additional","affiliation":[{"name":"Clemson University, Clemson, SC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3330-1542","authenticated-orcid":false,"given":"Qing","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4765-1826","authenticated-orcid":false,"given":"Tao","family":"Wei","sequence":"additional","affiliation":[{"name":"Clemson University, Clemson, SC, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2024. IRON AIE Programming Guide. https:\/\/github.com\/Xilinx\/mlir-aie\/tree\/main\/programming_guide."},{"key":"e_1_3_2_1_2_1","unstructured":"2024. Multi-Level IR Compiler Framework. https:\/\/mlir.llvm.org."},{"key":"e_1_3_2_1_3_1","unstructured":"2024. Versal Adaptive SoC AIE-ML Architecture Manual (AM020). https:\/\/docs.amd.com\/r\/en-US\/am020-versal-aie-ml\/Interrupt-Handling."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573047"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3634920"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3423692"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER52292.2023.00033"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.1966.1138693"}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '25"},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:54:10Z","timestamp":1755899650000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708822"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":9,"alternative-id":["10.1145\/3706628.3708822","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708822","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}