{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:10:03Z","timestamp":1755900603700,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708825","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"78-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Two-Phase Transistor Sizing for FPGAs via Bayesian Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-8540-987X","authenticated-orcid":false,"given":"Xianfeng","family":"Cao","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9808-8179","authenticated-orcid":false,"given":"Huizhen","family":"Kuang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0235-7631","authenticated-orcid":false,"given":"Yuanqi","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-3527","authenticated-orcid":false,"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"e_1_3_2_1_3_1","first-page":"55","volume-title":"The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers,'' Journal of Applied Physics","author":"Elmore W. C.","year":"1948","unstructured":"W. C. Elmore, ''The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers,'' Journal of Applied Physics, pp. 55--63, 1948."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"e_1_3_2_1_5_1","first-page":"326","author":"Fishburn J. P.","year":"1985","unstructured":"J. P. Fishburn and A. E. Dunlop, ''TILOS: A Posynomial Programming Approach to Transistor Sizing,'' in IEEE International Conference on Computer Aided Design, pp. 326--328, 1985.","journal-title":"''TILOS: A Posynomial Programming Approach to Transistor Sizing,'' in IEEE International Conference on Computer Aided Design"},{"key":"e_1_3_2_1_6_1","first-page":"1621","volume-title":"An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization,'' IEEE Transactions on Computer Aided Design","author":"Sapatnekar S.","year":"1993","unstructured":"S. Sapatnekar et al., ''An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization,'' IEEE Transactions on Computer Aided Design, pp. 1621--1634, 1993."},{"key":"e_1_3_2_1_7_1","first-page":"779","volume-title":"A New Class of Convex Functions for Delay Modeling and its Application to the Transistor Sizing Problem,'' IEEE Transactions on Computer-Aided Design","author":"Kasamsetty K.","year":"2000","unstructured":"K. Kasamsetty, M. Ketkar, and S. Sapatnekar, ''A New Class of Convex Functions for Delay Modeling and its Application to the Transistor Sizing Problem,'' IEEE Transactions on Computer-Aided Design, pp. 779--788, 2000."},{"key":"e_1_3_2_1_8_1","first-page":"71","volume-title":"Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design,'' IEEE Transactions on Very Large Scale Integration Systems","author":"Kuon I.","year":"2011","unstructured":"I. Kuon and J. Rose, ''Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design,'' IEEE Transactions on Very Large Scale Integration Systems, pp. 71--84, 2011."},{"key":"e_1_3_2_1_9_1","first-page":"80","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","year":"2016","unstructured":"Grace Zgheib et al. 2016. FPRESSO: Enabling express transistor-level exploration of FPGA architectures. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 80--89, 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"volume-title":"Vtr 8: High-performance CAD and customizable fpga architecture modelling,'' ACM Transsactions on Reconfigurable Technology Systems","author":"Murray K. E.","key":"e_1_3_2_1_11_1","unstructured":"] K. E. Murray, O. Petelin, S. Zhong, et al, ''Vtr 8: High-performance CAD and customizable fpga architecture modelling,'' ACM Transsactions on Reconfigurable Technology Systems, vol. 13, no. 2, 2020."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_13_1","first-page":"14","volume-title":"The ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Lewis D.","year":"2005","unstructured":"D. Lewis et al, ''The Stratix-II\u2122 Routing and Logic Architecture'', The ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 14--20, 2005."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"e_1_3_2_1_15_1","first-page":"2546","volume-title":"Algorithms for hyper-parameter optimization,'' The 24th Annual Conference on Neural Information Processing Systems","author":"Bergstra J.","year":"2011","unstructured":"J. Bergstra, R. Bardenet, Y. Bengio and B. K\u00e9gl, ''Algorithms for hyper-parameter optimization,'' The 24th Annual Conference on Neural Information Processing Systems, pp.2546--2554, 2011."},{"key":"e_1_3_2_1_16_1","volume-title":"A tutorial on Bayesian optimization,'' arXiv preprint:1807.02811","author":"Frazier P. I.","year":"2018","unstructured":"P. I. Frazier, ''A tutorial on Bayesian optimization,'' arXiv preprint:1807.02811, 2018."},{"key":"e_1_3_2_1_17_1","first-page":"2951","volume-title":"Practical bayesian optimization of machine learning algorithms,'' The 25th Annual Conference on Neural Information Processing Systems","author":"Snoek J.","year":"2012","unstructured":"J. Snoek, H. Larochelle and R. P. Adams, ''Practical bayesian optimization of machine learning algorithms,'' The 25th Annual Conference on Neural Information Processing Systems, pp.2951--2959, 2012."}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '25"},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708825","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:54:20Z","timestamp":1755899660000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":17,"alternative-id":["10.1145\/3706628.3708825","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708825","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}