{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:10:00Z","timestamp":1755900600914,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708865","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"67-77","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Traversal Method for FPGA Interconnect Testing Based on Regular Routing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-9813-4673","authenticated-orcid":false,"given":"Wenwei","family":"Chen","sequence":"first","affiliation":[{"name":"Fudan University, School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9003-4447","authenticated-orcid":false,"given":"Lin","family":"Ye","sequence":"additional","affiliation":[{"name":"Fudan University, School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9866-1564","authenticated-orcid":false,"given":"XiaoTong","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fudan University, School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3672-2327","authenticated-orcid":false,"given":"Tongshu","family":"Ding","sequence":"additional","affiliation":[{"name":"Fudan University, School of Mathematical Sciences, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6086-1924","authenticated-orcid":false,"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5238-4720","authenticated-orcid":false,"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"Fudan University, School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852452"},{"key":"e_1_3_2_1_4_1","first-page":"251","volume-title":"FPGA Interconnect Resources Test Based on an Improved Ford-Fulkerson Algorithm,\" 2018 4th IEEE Information Technology and Mechatronics Engineering Conference (ITOEC)","author":"Bai R.","year":"2018","unstructured":"R. Bai, H. Guo, Z. Wang, Y. Zhang, F. Zhang and L. Chen, \"FPGA Interconnect Resources Test Based on an Improved Ford-Fulkerson Algorithm,\" 2018 4th IEEE Information Technology and Mechatronics Engineering Conference (ITOEC), 2018, pp. 251--258."},{"key":"e_1_3_2_1_5_1","first-page":"29","volume-title":"System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs,\" 2009 41st Southeastern Symposium on System Theory","author":"Yao J.","year":"2009","unstructured":"J. Yao, B. Dixon, C. Stroud and V. Nelson, \"System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs,\" 2009 41st Southeastern Symposium on System Theory, 2009, pp. 29--32."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5515-7"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.3390\/app13137951"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9122177"},{"key":"e_1_3_2_1_9_1","first-page":"2087","volume-title":"Beijing","author":"Dai L.","year":"2008","unstructured":"L. Dai, Z. Liu, S. Liang, M. Yang and L. Wang, \"FPGA interconnect testing algorithm based on routing-resource graph,\" 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, Beijing, 2008, pp. 2087--2090."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150747"},{"key":"e_1_3_2_1_11_1","first-page":"2091","volume-title":"A novel FPGA manufacture-oriented interconnect fault test,\" 2008 9th International Conference on Solid-State and Integrated-Circuit Technology","author":"Zhao J.","year":"2008","unstructured":"J. Zhao, J. Feng, T. Lin and Z. Tong, \"A novel FPGA manufacture-oriented interconnect fault test,\" 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, 2008, pp. 2091--2094."},{"key":"e_1_3_2_1_12_1","first-page":"831","volume-title":"ON","volume":"2","author":"Giasson C.","year":"2004","unstructured":"C. Giasson and X. Sun, \"Modeling the interconnects of Xilinx Virtex FPGAs and derivation of their test configurations,\" Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513), Niagara Falls, ON, Canada, 2004, pp. 831--834 vol.2."},{"key":"e_1_3_2_1_13_1","volume-title":"Enhanced Independent Functional Testing of Xilinx FPGAs,\" Government Microcircuit Applications & Critical Technology Conference (GOMACTech)","author":"Haroldsen T.","year":"2019","unstructured":"T. Haroldsen, M. French, A. Schmidt and D. Khamar, \"Enhanced Independent Functional Testing of Xilinx FPGAs,\" Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2019."},{"issue":"11","key":"e_1_3_2_1_14_1","first-page":"801","article-title":"Insight into a Generic Interconnect Resource Model for Xilinx Virtex and Spartan Series FPGAs","volume":"60","author":"Ruan A.","year":"2013","unstructured":"A. Ruan, J. Yang, L. Wan, B. Jie and Z. Tian, \"Insight into a Generic Interconnect Resource Model for Xilinx Virtex and Spartan Series FPGAs,\" in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 11, pp. 801--805, Nov. 2013.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5622-0"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2943958"},{"key":"e_1_3_2_1_17_1","first-page":"395","volume-title":"Delhi","author":"Banik S.","year":"2019","unstructured":"S. Banik, S. Roy and B. Sen, \"Test Configuration Generation for Different FPGA Architectures for Application Independent Testing,\" 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), Delhi, India, 2019, pp. 395--400."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05827-7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Petersen Morten B. et al. \"NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs.\" The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (2021): n. pag.","DOI":"10.1145\/3431920.3439285"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"e_1_3_2_1_21_1","unstructured":"\"Vivado Design Suite Properties Reference Guide (UG912) \" Xilinx Inc 2022."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445739"},{"key":"e_1_3_2_1_23_1","unstructured":"Wikipedia Pseudoforest"},{"volume-title":"Using Constraints (UG903),\" Xilinx Inc","year":"2022","key":"e_1_3_2_1_24_1","unstructured":"\"Vivado Design Suite User Guide: Using Constraints (UG903),\" Xilinx Inc, 2022."},{"key":"e_1_3_2_1_25_1","unstructured":"\"Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries (UG953) \" Xilinx Inc 2020."}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '25"},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708865","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:54:07Z","timestamp":1755899647000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708865"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":25,"alternative-id":["10.1145\/3706628.3708865","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708865","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}