{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:08:53Z","timestamp":1755907733801,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Major Program of the National Natural Science Foundation of China","award":["62090023"],"award-info":[{"award-number":["62090023"]}]},{"name":"National Key Research and De- velopment Program of China","award":["2023YFB4405105"],"award-info":[{"award-number":["2023YFB4405105"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708866","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"56-66","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hercules: Efficient Verification of High-Level Synthesis Designs with FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3185-3463","authenticated-orcid":false,"given":"Shuoxiang","family":"Xu","sequence":"first","affiliation":[{"name":"Institute of Computing, Chinese Academy of Sciences, Beijing, China, & ShanghaiTech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4600-1331","authenticated-orcid":false,"given":"Zijian","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing, Chinese Academy of Sciences, Beijing, China, & University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7701-1188","authenticated-orcid":false,"given":"Yuxin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beijing Insititute of Open Source Chip, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5370-4464","authenticated-orcid":false,"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"The University of Sydney, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing, Chinese Academy of Sciences, Beijing, China, & University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8461-0820","authenticated-orcid":false,"given":"Kan","family":"Shi","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing, Chinese Academy of Sciences, Beijing, China, & University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3090339"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372491"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_4_1","volume-title":"StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 International Conference on Field-Programmable Technology (ICFPT). 206--214","author":"Attia Sameh","year":"2020","unstructured":"Sameh Attia and Vaughn Betz. 2020. StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 International Conference on Field-Programmable Technology (ICFPT). 206--214."},{"key":"e_1_3_2_1_5_1","volume-title":"MachSuite: Benchmarks for Accelerator Design and Customized Architectures. In 2014 IEEE International Symposium on Workload Characterization.","author":"Shao Gu-Yeon Wei Sophia Yakun","year":"2014","unstructured":"Sophia Yakun Shao Gu-Yeon Wei Brandon Reagen, Robert Adolf and David Brooks. 2014. MachSuite: Benchmarks for Accelerator Design and Customized Architectures. In 2014 IEEE International Symposium on Workload Characterization."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970597"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"e_1_3_2_1_10_1","volume-title":"An Empirical Study of the Reliability of High-Level Synthesis Tools. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 219--223","author":"Herklotz Yann","year":"2021","unstructured":"Yann Herklotz, Zewei Du, Nadesh Ramanathan, and John Wickerson. 2021. An Empirical Study of the Reliability of High-Level Synthesis Tools. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 219--223."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375310"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. 2015. Quartus Prime Handbook Volume 3: Verification. (2015)."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel. 2023. High-Level Synthesis complier. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html."},{"key":"e_1_3_2_1_14_1","volume-title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 29--42","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 29--42."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847274"},{"key":"e_1_3_2_1_16_1","unstructured":"Online. 2017. Clang: a C language family frontend for LLVM. https:\/\/clang.llvm.org\/index.html."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_3_2_1_19_1","volume-title":"LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis. In 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 1--11","author":"Sarkar Rishov","year":"2023","unstructured":"Rishov Sarkar and Cong Hao. 2023. LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis. In 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 1--11."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573187"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_23_1","unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf."},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx. 2023. Vitis HLS. https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/vitis-hls.html."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993532"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439296"}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '25"},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708866","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:54:09Z","timestamp":1755899649000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708866"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":27,"alternative-id":["10.1145\/3706628.3708866","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708866","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}