{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:10:06Z","timestamp":1755900606333,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708871","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"211-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Loop Fusion in High-Level Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8883-1747","authenticated-orcid":false,"given":"Robert","family":"Szafarczyk","sequence":"first","affiliation":[{"name":"University of Glasgow, Glasgow, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3835-4851","authenticated-orcid":false,"given":"Syed Waqar","family":"Nabi","sequence":"additional","affiliation":[{"name":"University of Glasgow, Glasgow, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6768-0037","authenticated-orcid":false,"given":"Wim","family":"Vanderbauwhede","sequence":"additional","affiliation":[{"name":"University of Glasgow, Glasgow, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488796"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93583"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293901"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466823"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/190347.190423"},{"volume-title":"The Polyhedral Model Is More Widely Applicable Than You Think","author":"Benabderrahmane Mohamed-Walid","key":"e_1_3_2_1_6_1","unstructured":"Mohamed-Walid Benabderrahmane, Louis-No\u00ebl Pouchet, Albert Cohen, and C\u00e9dric Bastoul. 2010. The Polyhedral Model Is More Widely Applicable Than You Think. In Compiler Construction, Rajiv Gupta (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 283--303."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 2004 GCC Developers Summit (01","author":"Berlin Daniel","year":"2004","unstructured":"Daniel Berlin and David Edelsohn. 2004. High-level loop optimizations for GCC. Proceedings of the 2004 GCC Developers Summit (01 2004)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165952"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.59"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375595"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783749"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Jianyi Cheng. 2019. JianyiCheng: HLS_Benchmarks_First_Release. https:\/\/doi.org\/10.5281\/zenodo.3561115","DOI":"10.5281\/zenodo.3561115"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066466"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3065902"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00045"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082758"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607097"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00032"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335152"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370315"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3501801"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301670"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573050"},{"volume-title":"Scalable reconfigurable computing leveraging latency-insensitive channels. Ph.,D. Dissertation","author":"Fleming Kermin Elliott","key":"e_1_3_2_1_26_1","unstructured":"Kermin Elliott Fleming. 2013. Scalable reconfigurable computing leveraging latency-insensitive channels. Ph.,D. Dissertation. Massachusetts Institute of Technology, Cambridge, MA, USA. https:\/\/hdl.handle.net\/1721.1\/79212"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.33"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3640537.3641581"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626412500107"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/120807.120816"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830800"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3075620"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656109"},{"volume-title":"Improving FPGA Performance and Area Using an Adaptive Logic Module","author":"Hutton Mike","key":"e_1_3_2_1_35_1","unstructured":"Mike Hutton, Jay Schleicher, David Lewis, Bruce Pedersen, Richard Yuan, Sinan Kaptanoglu, Gregg Baeckler, Boris Ratchev, Ketan Padalia, Mark Bourgeault, Andy Lee, Henry Kim, and Rahul Saini. 2004. Improving FPGA Performance and Area Using an Adaptive Logic Module. In Field Programmable Logic and Application, J\u00fcrgen Becker, Marco Platzner, and Serge Vernalde (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 135--144."},{"key":"e_1_3_2_1_36_1","unstructured":"Intel. 2024a. Compiler Handbook for Intel FPGAs. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/oneapi-fpga-add-on\/developer-guide\/2024--1\/intel-oneapi-dpc-c-compiler-handbook-for-intel.html. Accessed: 2024-08-02."},{"key":"e_1_3_2_1_37_1","unstructured":"Intel. 2024b. Intel\u00ae PAC with Intel\u00ae Arria\u00ae 10 GX FPGA - Product Specification. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/149169\/intel-pac-with-intel-arria-10-gx-fpga\/specifications.html. [Accessed 18-09--2024]."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00031"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3105574"},{"key":"e_1_3_2_1_41_1","volume-title":"Allen","author":"Kennedy Ken","year":"2001","unstructured":"Ken Kennedy and John R. Allen. 2001. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_42_1","unstructured":"Jure Leskovec and Andrej Krevl. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http:\/\/snap.stanford.edu\/data."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349322"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.31"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2783363"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807526"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480048"},{"key":"e_1_3_2_1_48_1","volume-title":"A\/354\/CRI","author":"Pop Sebastian","year":"2004","unstructured":"Sebastian Pop, Philippe Clauss, Albert Cohen, Vincent Loechner, and Georges-Andr\u00e9 Silber. 2004. Fast recognition of scalar evolutions on three-address ssa code. CRI\/ENSMP Research Report, A\/354\/CRI (2004), 1--28."},{"volume-title":"Induction Variable Analysis with Delayed Abstractions","author":"Pop Sebastian","key":"e_1_3_2_1_49_1","unstructured":"Sebastian Pop, Albert Cohen, and Georges-Andr\u00e9 Silber. 2005. Induction Variable Analysis with Delayed Abstractions. In High Performance Embedded Architectures and Compilers, Tom Conte, Nacho Navarro, Wen-mei W. Hwu, Mateo Valero, and Theo Ungerer (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 218--232."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926449"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","unstructured":"Parthasarathy Ranganathan Daniel Stodolsky Jeff Calow Jeremy Dorfman Marisabel Guevara Clinton Wills Smullen IV Aki Kuusela Raghu Balasubramanian Sandeep Bhatia Prakash Chauhan Anna Cheung In Suk Chong Niranjani Dasharathi Jia Feng Brian Fosco Samuel Foss Ben Gelb Sara J. Gwin Yoshiaki Hase Da-ke He C. Richard Ho Roy W. Huffman Jr. Elisha Indupalli Indira Jayaram Poonacha Kongetira Cho Mon Kyaw Aaron Laursen Yuan Li Fong Lou Kyle A. Lucke JP Maaninen Ramon Macias Maire Mahony David Alexander Munday Srikanth Muroor Narayana Penukonda Eric Perkins-Argueta Devin Persaud Alex Ramirez Ville-Mikko Rautio Yolanda Ripley Amir Salek Sathish Sekar Sergey N. Sokolov Rob Springer Don Stark Mercedes Tan Mark S. Wachsler Andrew C. Walton David A. Wickeraad Alvin Wijaya and Hon Kwan Wu. 2021. Warehouse-scale video acceleration: co-design and deployment in the wild. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Virtual USA) (ASPLOS '21). 600--615. https:\/\/doi.org\/10.1145\/3445814.3446723","DOI":"10.1145\/3445814.3446723"},{"key":"e_1_3_2_1_52_1","volume-title":"SSA-based Compiler Design","author":"Rastello Fabrice","unstructured":"Fabrice Rastello. 2016. SSA-based Compiler Design 1st ed.). Springer Publishing Company, Incorporated.","edition":"1"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.30"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00011"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.88484"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/800048.801719"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2857721"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","unstructured":"Robert Szafarczyk. 2024. Dynamic Loop Fusion in HLS - FPGA25 artifact. https:\/\/doi.org\/10.5281\/zenodo.14383450","DOI":"10.5281\/zenodo.14383450"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00009"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00018"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3708493.3712695"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378495"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006226"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0572-z"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.40"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544137.2544141"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.11"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280127"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377809"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637571"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.43"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847283"}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '25"},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708871","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:53:43Z","timestamp":1755899623000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708871"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":74,"alternative-id":["10.1145\/3706628.3708871","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708871","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}