{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T01:46:35Z","timestamp":1787017595595,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSF","award":["CCF-2211557"],"award-info":[{"award-number":["CCF-2211557"]}]},{"name":"CDSC industrial partners"},{"name":"AMD\/HACC Program"},{"name":"SHF: Medium: Automating High Level Synthesis via Graph-Centric Deep Learning"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708873","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"187-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Unified Framework for Automated Code Transformation and Pragma Insertion"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3950-5818","authenticated-orcid":false,"given":"St\u00e9phane","family":"Pouget","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5103-3097","authenticated-orcid":false,"given":"Louis-No\u00ebl","family":"Pouchet","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2887-6963","authenticated-orcid":false,"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656401"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1051\/ro\/1988220302431"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00040"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012--3"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609335"},{"key":"e_1_3_2_1_10_1","unstructured":"Gurobi Optimization LLC. 2024. Gurobi Optimizer Reference Manual. https:\/\/www.gurobi.com"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3123465"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. 2024. Intel. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375320"},{"key":"e_1_3_2_1_15_1","volume-title":"Int. Workshop on Polyhedral Compilation Techniques (IMPACT'14)","author":"Li Peng","year":"2014","unstructured":"Peng Li, Louis-No\u00ebl Pouchet, and Jason Cong. 2014. Throughput optimization for high-level synthesis using resource constraints. In Int. Workshop on Polyhedral Compilation Techniques (IMPACT'14)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446759"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.31"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2783363"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.27"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056810"},{"key":"e_1_3_2_1_21_1","unstructured":"Microchip. 2023. SmartHLS Compiler Software. https:\/\/www.microchip.com\/en-us\/products\/fpgas-and-plds\/fpga-and-soc-design-tools\/smarthls-compiler"},{"key":"e_1_3_2_1_22_1","volume-title":"Polyhedral-Based Data Reuse Optimization for Configurable Computing. In 21st ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'13)","author":"Pouchet Louis-No\u00ebl","year":"2013","unstructured":"Louis-No\u00ebl Pouchet, Peng Zhang, P. Sadayappan, and Jason Cong. 2013a. Polyhedral-Based Data Reuse Optimization for Configurable Computing. In 21st ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'13). ACM Press, Monterey, California."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637593"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"St\u00e9phane Pouget Louis-No\u00ebl Pouchet and Jason Cong. 2025. Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach. ACM Trans. Des. Autom. Electron. Syst. (2025).","DOI":"10.1145\/3711847"},{"key":"e_1_3_2_1_26_1","unstructured":"Siemens. 2023. Catapult High-Level Synthesis. https:\/\/eda.sw.siemens.com\/en-US\/ic\/catapult-high-level-synthesis\/"},{"key":"e_1_3_2_1_27_1","volume-title":"2022 59th ACM\/IEEE Design Automation Conference (DAC).","author":"Sohrabizadeh Atefeh","year":"2022","unstructured":"Atefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, and Jason Cong. 2022a. Automated Accelerator Optimization Aided by Graph Neural Networks. In 2022 59th ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323853"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3494534"},{"key":"e_1_3_2_1_30_1","volume-title":"First International Workshop on Polyhedral Compilation Techniques (IMPACT'11)","author":"Verdoolaege Sven","year":"2011","unstructured":"Sven Verdoolaege. 2011. Counting affine calculator and applications. In First International Workshop on Polyhedral Compilation Techniques (IMPACT'11), Chamonix, France."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400713"},{"key":"e_1_3_2_1_32_1","unstructured":"AMD Xilinx. 2023.2. Vitis. https:\/\/www.xilinx.com\/products\/design-tools\/vitis.html"},{"key":"e_1_3_2_1_33_1","unstructured":"AMD Xilinx. 2024. Merlin. https:\/\/github.com\/Xilinx\/merlin-compiler"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3617232.3624850"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465827"},{"key":"e_1_3_2_1_37_1","volume-title":"An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation. In 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA).","author":"Zhang Weichuang","year":"2024","unstructured":"Weichuang Zhang, Jieru Zhao, Guan Shen, Quan Chen, Chen Chen, and Minyi Guo. 2024. An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation. In 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--1--4020--8588--8_6"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"e_1_3_2_1_40_1","volume-title":"Phism: Polyhedral High-Level Synthesis in MLIR. arXiv preprint arXiv:2103.15103","author":"Zhao Ruizhe","year":"2021","unstructured":"Ruizhe Zhao and Jianyi Cheng. 2021. Phism: Polyhedral High-Level Synthesis in MLIR. arXiv preprint arXiv:2103.15103 (2021)."},{"key":"e_1_3_2_1_41_1","volume-title":"POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations. arXiv","author":"Zhao Ruizhe","year":"2022","unstructured":"Ruizhe Zhao, Jianyi Cheng, Wayne Luk, and George A Constantinides. 2022. POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations. arXiv (2022)."},{"key":"e_1_3_2_1_42_1","volume-title":"Ansor: Generating High-Performance Tensor Programs for Deep Learning. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Zheng Lianmin","year":"2020","unstructured":"Lianmin Zheng, Chengfan Jia, Minmin Sun, Zhao Wu, Cody Hao Yu, Ameer Haj-Ali, Yida Wang, Jun Yang, Danyang Zhuo, Koushik Sen, Joseph E. Gonzalez, and Ion Stoica. 2020. Ansor: Generating High-Performance Tensor Programs for Deep Learning. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 863--879. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/zheng"}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708873","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:53:54Z","timestamp":1755899634000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708873"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":42,"alternative-id":["10.1145\/3706628.3708873","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708873","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}