{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T17:02:08Z","timestamp":1770742928258,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T00:00:00Z","timestamp":1740614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Swiss National Science Foundation","award":["219299"],"award-info":[{"award-number":["219299"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,27]]},"DOI":"10.1145\/3706628.3708880","type":"proceedings-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T12:22:11Z","timestamp":1740572531000},"page":"147-158","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FRIDA: Reconfigurable Arrays for Dynamically Scheduled High-Level Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-4605-4955","authenticated-orcid":false,"given":"Louis","family":"Coulon","sequence":"first","affiliation":[{"name":"School of Computer and Communication Sciences, EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5656-4047","authenticated-orcid":false,"given":"Lucas","family":"Ramirez","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9083-6853","authenticated-orcid":false,"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, University of Toronto, Toronto, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5649-5020","authenticated-orcid":false,"given":"Mirjana","family":"Stojilovi\u0107","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6142-7345","authenticated-orcid":false,"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2025,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER51413.2022.00046"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD Xilinx. 2021. Kintex 7 Datasheet. https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds182_Kintex_7_Data_Sheet Accessed: 2024-01--13."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3597031.3597055"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712571"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329203"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412149"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"e_1_3_2_1_11_1","unstructured":"ChipsAlliance. 2024. Chisel Language. https:\/\/www.chisel-lang.org\/ Accessed: 2024--10-08."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.75"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614246"},{"key":"e_1_3_2_1_18_1","unstructured":"EPFL-LAP. 2024a. Dynamatic Compiler. https:\/\/github.com\/EPFL-LAP\/dynamatic Accessed: 2024--10-03."},{"key":"e_1_3_2_1_19_1","unstructured":"EPFL-LAP. 2024b. FRIDA Compiler. https:\/\/github.com\/EPFL-LAP\/FRIDA Accessed: 2024--18--12."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00046"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950441"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554788"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071631"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182204"},{"key":"e_1_3_2_1_31_1","unstructured":"Jason Luu. 2014. Architecture-Aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays. Ph.D. Thesis. University of Toronto Toronto Canada."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--1--4020--6505--7_6"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00021"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658269"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW59300.2023.00079"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW63119.2024.00124"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00067"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00063"},{"key":"e_1_3_2_1_42_1","unstructured":"Siliconpr0n Website. 2024. AMD Artix-7 FPGA: Die Photo. https:\/\/siliconpr0n.org\/map\/xilinx\/xc7a50t\/single\/xilinx_xc7a50t_mcmaster_s1--2_vc60x_roi1.jpg Accessed: 2024-01--15."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00055"},{"key":"e_1_3_2_1_46_1","volume-title":"VPR Architecture Description Format","author":"Website VPR","year":"2024","unstructured":"VPR Website. 2024. VPR Architecture Description Format. University of Toronto. https:\/\/docs.verilogtorouting.org\/en\/latest\/arch\/ Accessed: 2024--10-03."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"e_1_3_2_1_48_1","volume-title":"Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Ph.,D. Dissertation","author":"Wilton Steven J. E.","unstructured":"Steven J. E. Wilton. 1997. Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Ph.,D. Dissertation. University of Toronto."},{"key":"e_1_3_2_1_49_1","volume-title":"2009 Symposium on VLSI Technology. IEEE","author":"Lo W.J.","unstructured":"Shien-Yang Wu, J.J. Liaw, C.Y. Lin, M.C. Chiang, C.K. Yang, J.Y. Cheng, M.H. Tsai, M.Y. Liu, P.H. Wu, C.H. Chang, L.C. Hu, C.I. Lin, H.F. Chen, S.Y. Chang, S.H. Wang, P.Y. Tong, Y.L. Hsieh, K.H. Pan, C.H. Hsieh, C.H. Chen, C.H. Yao, C.C. Chen, T.L. Lee, C.W. Chang, H.J. Lin, S.C. Chen, J.H. Shieh, M.H. Tsai, S.M. Jang, K.S. Chen, Y. Ku, Y.C See, and W.J. Lo. 2009. A Highly Manufacturable 28nm CMOS Low Power Platform Technology with fully Functional 64Mb SRAM using Dual\/Tripe Gate Oxide Process. In 2009 Symposium on VLSI Technology. IEEE, Kyoto, Japan, 210--211."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876095"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00085"}],"event":{"name":"FPGA '25: The 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2025 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708880","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3706628.3708880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:54:24Z","timestamp":1755899664000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3706628.3708880"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,27]]},"references-count":52,"alternative-id":["10.1145\/3706628.3708880","10.1145\/3706628"],"URL":"https:\/\/doi.org\/10.1145\/3706628.3708880","relation":{},"subject":[],"published":{"date-parts":[[2025,2,27]]},"assertion":[{"value":"2025-02-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}