{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T03:47:38Z","timestamp":1780372058892,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T00:00:00Z","timestamp":1730332800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,31]]},"DOI":"10.1145\/3708358.3709349","type":"proceedings-article","created":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T06:18:23Z","timestamp":1737613103000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Routing in 2.5D FPGAs: How long should interposer lines be?"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7344-2518","authenticated-orcid":false,"given":"Raveena","family":"Raikar","sequence":"first","affiliation":[{"name":"Ghent University, Ghent, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4477-5313","authenticated-orcid":false,"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,1,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2001.934919"},{"key":"e_1_3_2_1_2_1","volume-title":"Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bandwidth, and power efficiency","author":"Saban Kirk","year":"2009","unstructured":"Kirk Saban. Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bandwidth, and power efficiency. 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248841"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554776"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00027"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00010"},{"key":"e_1_3_2_1_8_1","volume-title":"Inc., 2012","author":"Methodology Guide AMD.","year":"2012","unstructured":"AMD. Large FPGA Methodology Guide, Including Stacked Silicon Interconnect (SSI) Technology. Advanced Micro Devices, Inc., 2012. Available at: https:\/\/www.xilinx.com\/support\/documents\/sw_manuals\/xilinx2012_3\/ug872_largefpga.pdf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478280"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Kevin E. Murray Oleg Petelin Sheng Zhong Jia Min Wang Mohamed Eldafrawy Jean-Philippe Legault Eugene Sha Aaron G. Graham Jean Wu Matthew J. P. Walker Hanqing Zeng Panagiotis Patros Jason Luu Kenneth B. Kent and Vaughn Betz. Vtr 8: High-performance cad and customizable fpga architecture modelling. ACM Trans. Reconfigurable Technol. Syst. 13(2) jun 2020.","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577326"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00012"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding, SLIP '23","author":"Raikar Raveena","year":"2024","unstructured":"Raveena Raikar and Dirk Stroobandt. Modularity driven parallel placement algorithm for 2.5d fpga architectures. In Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding, SLIP '23, New York, NY, USA, 2024. Association for Computing Machinery."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3665283.3665295"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00017"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00068"}],"event":{"name":"SLIP '24: 2024 ACM International Workshop on System-Level Interconnect Pathfinding","location":"Newark NJ USA","acronym":"SLIP '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2024 ACM International Workshop on System-Level Interconnect Pathfinding"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708358.3709349","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3708358.3709349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T20:35:58Z","timestamp":1755981358000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708358.3709349"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,31]]},"references-count":16,"alternative-id":["10.1145\/3708358.3709349","10.1145\/3708358"],"URL":"https:\/\/doi.org\/10.1145\/3708358.3709349","relation":{},"subject":[],"published":{"date-parts":[[2024,10,31]]},"assertion":[{"value":"2025-01-23","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}