{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:04:05Z","timestamp":1750309445164,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1145\/3708493.3712681","type":"proceedings-article","created":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:02:04Z","timestamp":1740502924000},"page":"25-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Automatic Test Case Generation for Jasper App HDL Compiler: An Industry Experience"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-2788-3857","authenticated-orcid":false,"given":"Mirlaine","family":"Crepalde","sequence":"first","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-1024","authenticated-orcid":false,"given":"Augusto","family":"Mafra","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8423-6119","authenticated-orcid":false,"given":"Lucas","family":"Cavalini","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2065-7242","authenticated-orcid":false,"given":"Lucas","family":"Martins","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0188-4003","authenticated-orcid":false,"given":"Guilherme","family":"Amorim","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0971-2215","authenticated-orcid":false,"given":"Pedro Henrique","family":"Santos","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1607-0356","authenticated-orcid":false,"given":"Fabiano","family":"Peixoto","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Belo Horizonte, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"2009. IEEE Standard for SystemVerilog \u2013 Unified Hardware Design Specification and Verification Language. 638-646 pages. https:\/\/doi.org\/10.1109\/IEEESTD.2009.5354441 10.1109\/IEEESTD.2009.5354441","DOI":"10.1109\/IEEESTD.2009.5354441"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"2019. IEEE standard for VHDL Language Reference Manual. 673 pages. https:\/\/doi.org\/10.1109\/IEEESTD.2019.8938196 10.1109\/IEEESTD.2019.8938196","DOI":"10.1109\/IEEESTD.2019.8938196"},{"key":"e_1_3_2_1_3_1","unstructured":"2022. Surelog [Computer software]. https:\/\/github.com\/chipsalliance\/Surelog Accessed: 2024-08-14"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.70"},{"key":"e_1_3_2_1_5_1","volume-title":"Universal Hardware Data Model. In Workshop on Open-Source EDA Technology.","author":"Dargelas Alain","year":"2020","unstructured":"Alain Dargelas and Henner Zeller. 2020. Universal Hardware Data Model. In Workshop on Open-Source EDA Technology."},{"key":"e_1_3_2_1_6_1","unstructured":"2024. GCC 14.1 Manual. https:\/\/gcc.gnu.org\/onlinedocs\/gcc-14.1.0\/gcc\/Gcov.html Accessed: 2024-08-14"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.94.0242"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1186\/s42400-018-0002-y"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTW50294.2020.00039"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3428264"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783357"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/96267.96279"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3324884.3416668"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.11"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Erik Seligman Tom Schubert and M V Achutha Kiran Kumar. 2015. Chapter 1 - Formal verification: From dreams to reality. In Formal Verification Erik Seligman Tom Schubert and M V Achutha Kiran Kumar (Eds.). Morgan Kaufmann Boston. 1\u201322. isbn:978-0-12-800727-3 https:\/\/doi.org\/10.1016\/B978-0-12-800727-3.00001-0 10.1016\/B978-0-12-800727-3.00001-0","DOI":"10.1016\/B978-0-12-800727-3.00001-0"},{"key":"e_1_3_2_1_16_1","unstructured":"Kostya Serebryany. [n. d.]. libFuzzer \u2013 a library for coverage-guided fuzz testing. https:\/\/llvm.org\/docs\/LibFuzzer.html Accessed: 2023-08-05"},{"key":"e_1_3_2_1_17_1","unstructured":"Wilson Snyder. 2023. Verilator [Computer software]. https:\/\/github.com\/verilator\/verilator Accessed: 2024-08-14"},{"key":"e_1_3_2_1_18_1","unstructured":"Stephen Williams and Michael Baxter. 2022. Icarus Verilog [Computer software]. https:\/\/steveicarus.github.io\/iverilog\/ Accessed: 2024-08-14"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993532"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454054"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3597926.3598077"}],"event":{"name":"CC '25: 34th ACM SIGPLAN International Conference on Compiler Construction","sponsor":["SIGPLAN SIGPLAN Programming Languages"],"location":"Las Vegas NV USA","acronym":"CC '25"},"container-title":["Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712681","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3708493.3712681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:09:54Z","timestamp":1750295394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":21,"alternative-id":["10.1145\/3708493.3712681","10.1145\/3708493"],"URL":"https:\/\/doi.org\/10.1145\/3708493.3712681","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]},"assertion":[{"value":"2025-02-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}