{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:32:35Z","timestamp":1771957955367,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1145\/3708493.3712688","type":"proceedings-article","created":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:02:04Z","timestamp":1740502924000},"page":"104-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Deep Technical Review of nZDC Fault Tolerance"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-5426-4845","authenticated-orcid":false,"given":"Minli","family":"Liao","sequence":"first","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3726-0055","authenticated-orcid":false,"given":"Sam","family":"Ainsworth","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0119-4359","authenticated-orcid":false,"given":"Lev","family":"Mukhanov","sequence":"additional","affiliation":[{"name":"Queen Mary University of London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4114-7661","authenticated-orcid":false,"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Arm Ltd.. 2023. Arm Cortex\u2011X2 Core Technical Reference Manual. Cache protection behavior. https:\/\/developer.arm.com\/documentation\/101803\/0200\/RAS-Extension-support-\/Cache-protection-behavior"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951734"},{"key":"e_1_3_2_1_3_1","volume-title":"Benchmarking Modern Multiprocessors. Ph. D. Dissertation","author":"Bienia Christian","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation. Princeton University."},{"key":"e_1_3_2_1_4_1","unstructured":"Matthew Connatser. 2024. Game dev accuses Intel of selling \u2018defective\u2019 Raptor Lake CPUs. https:\/\/www.theregister.com\/2024\/07\/13\/game_raptor_intel\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062265"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898054"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2793098"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203792"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2023.3245842"},{"key":"e_1_3_2_1_10_1","volume-title":"Silent Data Corruptions at Scale. CoRR, abs\/2102.11245","author":"Dixit Harish Dattatraya","year":"2021","unstructured":"Harish Dattatraya Dixit, Sneha Pendharkar, Matt Beadon, Chris Mason, Tejasvi Chakravarthy, Bharath Muthiah, and Sriram Sankar. 2021. Silent Data Corruptions at Scale. CoRR, abs\/2102.11245 (2021), arXiv:2102.11245. arxiv:2102.11245"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736063"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_2_1_13_1","unstructured":"Daniel Henderson and Irving Baysah. 2021. Introduction to IBM Power\u00ae Reliability Availability and Serviceability for POWER9\u00ae processor-based systems using IBM PowerVM\u2122 with updates covering the latest Power10 processor-based systems. https:\/\/www.ibm.com\/downloads\/cas\/2RJYYJML"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3323917"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968508"},{"key":"e_1_3_2_1_18_1","unstructured":"Moslem2179. [n. d.]. LLVM-FT-mor1kx. https:\/\/github.com\/Moslem2179\/LLVM-FT-mor1kx"},{"key":"e_1_3_2_1_19_1","unstructured":"MPSLab-ASU. [n. d.]. nZDC-Compiler. https:\/\/github.com\/MPSLab-ASU\/nZDC-Compiler"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"e_1_3_2_1_21_1","unstructured":"Khang T Nguyen. 2017. New Reliability Availability and Serviceability (RAS) Features in the Intel Xeon Processor Family. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/new-reliability-availability-and-serviceability-ras-features-in-the-intel-xeon-processor.html"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.28"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000089"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339652"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342065"},{"key":"e_1_3_2_1_29_1","unstructured":"Moor Insights & Strategy. 2017. AMD EPYC brings new RAS Capability. https:\/\/www.amd.com\/system\/files\/2017-06\/AMD-EPYC-Brings-New-RAS-Capability.pdf"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.7"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3696443.3708946"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259035"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"}],"event":{"name":"CC '25: 34th ACM SIGPLAN International Conference on Compiler Construction","location":"Las Vegas NV USA","acronym":"CC '25","sponsor":["SIGPLAN SIGPLAN Programming Languages"]},"container-title":["Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712688","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3708493.3712688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:09:54Z","timestamp":1750295394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712688"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":33,"alternative-id":["10.1145\/3708493.3712688","10.1145\/3708493"],"URL":"https:\/\/doi.org\/10.1145\/3708493.3712688","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]},"assertion":[{"value":"2025-02-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}