{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T10:08:02Z","timestamp":1781258882674,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFA1004303"],"award-info":[{"award-number":["2022YFA1004303"]}]},{"name":"National Natural Science Foundation of China","award":["T2422007, U24A20235"],"award-info":[{"award-number":["T2422007, U24A20235"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1145\/3708493.3712692","type":"proceedings-article","created":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:02:04Z","timestamp":1740502924000},"page":"154-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Post-Link Outlining for Code Size Reduction"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-9337-8822","authenticated-orcid":false,"given":"Shaobai","family":"Yuan","sequence":"first","affiliation":[{"name":"Hunan University, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0306-8695","authenticated-orcid":false,"given":"Jihong","family":"He","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8156-6940","authenticated-orcid":false,"given":"Yihui","family":"Xie","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4009-6783","authenticated-orcid":false,"given":"Feng","family":"Wang","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2303-9736","authenticated-orcid":false,"given":"Jie","family":"Zhao","sequence":"additional","affiliation":[{"name":"Hunan University, Changsha, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"A64 Instruction Set Architecture. https:\/\/developer.arm.com\/documentation\/ddi0596\/2021-09. https:\/\/developer.arm.com\/documentation\/ddi0596\/2021-09 Online","author":"ARM.","year":"2024","unstructured":"ARM. 2021. A64 Instruction Set Architecture. https:\/\/developer.arm.com\/documentation\/ddi0596\/2021-09. https:\/\/developer.arm.com\/documentation\/ddi0596\/2021-09 Online; accessed 4-August-2024."},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/developer.arm.com\/documentation\/ka004653\/latest\/ Online","author":"Outlining ARM.","year":"2024","unstructured":"ARM. 2024. Outlining. https:\/\/developer.arm.com\/documentation\/ka004653\/latest\/ Online; accessed 5-August-2024."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3640537.3641573"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/937503.937504"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3136040.3136057"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370306"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065910.1065925"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854044"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772963"},{"key":"e_1_3_2_1_10_1","first-page":"4","article-title":"Optimizing alpha executables on Windows NT with spike","volume":"9","author":"Cohn Robert S.","year":"1998","unstructured":"Robert S. Cohn, David W. Goodwin, and P. Geoffrey Lowney. 1998. Optimizing alpha executables on Windows NT with spike. Digital Tech. J. 9, 4 (apr 1998), 3\u201320. issn:0898-901X","journal-title":"Digital Tech. J."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO53902.2022.9741258"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3475061.3475081"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture","author":"Jack","year":"1867","unstructured":"Jack W. Davidson and Sanjay Jinturkar. 1995. Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation. In Proceedings of the 28th Annual International Symposium on Microarchitecture (Ann Arbor, Michigan, USA) (MICRO 28). IEEE Computer Society Press, Washington, DC, USA, 125\u2013132. isbn:0818673494"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210273"},{"key":"e_1_3_2_1_15_1","volume-title":"Compiler techniques for code compaction. ACM Transactions on Programming languages and Systems (TOPLAS) 22, 2","author":"Debray Saumya K","year":"2000","unstructured":"Saumya K Debray, William Evans, Robert Muth, and Bjorn De Sutter. 2000. Compiler techniques for code compaction. ACM Transactions on Programming languages and Systems (TOPLAS) 22, 2 (2000), 378\u2013415."},{"key":"e_1_3_2_1_16_1","volume-title":"the GNU Compiler Collection. https:\/\/gcc.gnu.org\/. https:\/\/gcc.gnu.org\/ Online","author":"GCC.","year":"2024","unstructured":"GCC. 2022. the GNU Compiler Collection. https:\/\/gcc.gnu.org\/. https:\/\/gcc.gnu.org\/ Online; accessed 15-July-2024."},{"key":"e_1_3_2_1_17_1","volume-title":"Optimizing real world applications with GCC link time optimization. arXiv preprint arXiv:1010.2196","author":"Glek Taras","year":"2010","unstructured":"Taras Glek and Jan Hubicka. 2010. Optimizing real world applications with GCC link time optimization. arXiv preprint arXiv:1010.2196 (2010)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.3"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO57630.2024.10444807"},{"key":"e_1_3_2_1_21_1","volume-title":"Second Workshop on Feedback Directed Optimization. 13\u201320","author":"Henis Ealan A","year":"1999","unstructured":"Ealan A Henis, Gadi Haber, Moshe Klausner, and Alex Warshavsky. 1999. Feedback based post-link optimization for large subsystems. In Second Workshop on Feedback Directed Optimization. 13\u201320."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/3049832.3049845"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/319301.319348"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/325694.325713"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3497776.3517764"},{"key":"e_1_3_2_1_27_1","volume-title":"https:\/\/www.phytium.com.cn\/homepage\/production\/3\/ Online","author":"Technology Company Limited Feiteng Information","year":"2024","unstructured":"Feiteng Information Technology Company Limited. 2024. FT-2000+\/64 CPU. https:\/\/www.phytium.com.cn\/homepage\/production\/3\/ Online; accessed 23-August-2024."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3578360.3580256"},{"key":"e_1_3_2_1_29_1","volume-title":"Machine Outliner of LLVM. https:\/\/llvm.org\/doxygen\/MachineOutliner_8cpp.html Online","author":"LLVM.","year":"2024","unstructured":"LLVM. 2019. Machine Outliner of LLVM. https:\/\/llvm.org\/doxygen\/MachineOutliner_8cpp.html Online; accessed 5-August-2024."},{"key":"e_1_3_2_1_30_1","volume-title":"Clang\u2019s optimization level. https:\/\/clang.llvm.org\/docs\/CommandGuide\/clang.html#cmdoption-O0 Online","author":"LLVM.","year":"2024","unstructured":"LLVM. 2024. Clang\u2019s optimization level. https:\/\/clang.llvm.org\/docs\/CommandGuide\/clang.html#cmdoption-O0 Online; accessed 12-August-2024."},{"key":"e_1_3_2_1_31_1","volume-title":"https:\/\/llvm.org\/docs\/CodeGenerator.html. https:\/\/llvm.org\/docs\/CodeGenerator.html Online","author":"Inst LLVM.","year":"2024","unstructured":"LLVM. 2024. MCInst. https:\/\/llvm.org\/docs\/CodeGenerator.html. https:\/\/llvm.org\/docs\/CodeGenerator.html Online; accessed 1-August-2024."},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization","author":"Luk Chi-Keung","year":"2004","unstructured":"Chi-Keung Luk, Robert Muth, Harish Patil, Robert Cohn, and Geoff Lowney. 2004. Ispike: A Post-link Optimizer for the Intel\u00aeItanium\u00aeArchitecture. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization (Palo Alto, California) (CGO \u201904). IEEE Computer Society, USA, 15. isbn:0769521029"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.28"},{"key":"e_1_3_2_1_34_1","volume-title":"x86 Architecture. https:\/\/learn.microsoft.com\/en-us\/windows-hardware\/drivers\/debugger\/x86-architecture. https:\/\/learn.microsoft.com\/en-us\/windows-hardware\/drivers\/debugger\/x86-architecture Online","year":"2024","unstructured":"MicroSoft. 2023. x86 Architecture. https:\/\/learn.microsoft.com\/en-us\/windows-hardware\/drivers\/debugger\/x86-architecture. https:\/\/learn.microsoft.com\/en-us\/windows-hardware\/drivers\/debugger\/x86-architecture Online; accessed 2-August-2024."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/3314872.3314876"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3446804.3446843"},{"key":"e_1_3_2_1_37_1","volume-title":"Outliner of LLVM. https:\/\/llvm.org\/devmtg\/2017-10\/slides\/Riddle-Interprocedural Online","author":"Riddle River","year":"2024","unstructured":"River Riddle. 2017. Outliner of LLVM. https:\/\/llvm.org\/devmtg\/2017-10\/slides\/Riddle-Interprocedural Online; accessed 5-August-2024."},{"key":"e_1_3_2_1_38_1","volume-title":"https:\/\/wiki.riscv.org\/. https:\/\/wiki.riscv.org\/ Online","author":"Architecture RISC-V.","year":"2024","unstructured":"RISC-V. 2024. RISC-V Architecture. https:\/\/wiki.riscv.org\/. https:\/\/wiki.riscv.org\/ Online; accessed 21-June-2024."},{"key":"e_1_3_2_1_39_1","volume-title":"Function merging by sequence alignment (CGO","author":"Rocha Rodrigo C. O.","year":"2019","unstructured":"Rodrigo C. O. Rocha, Pavlos Petoumenos, Zheng Wang, Murray Cole, and Hugh Leather. 2019. Function merging by sequence alignment (CGO 2019). IEEE Press, 149\u2013163. isbn:9781728114361"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3578360.3580267"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1267658.1267659"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012246031671"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEAA.2014.67"},{"key":"e_1_3_2_1_44_1","volume-title":"Proc. 2001 Workshop on Binary Translation (WBT-2001)","volume":"114","author":"Schwarz Benjamin","year":"2001","unstructured":"Benjamin Schwarz, Saumya Debray, Gregory Andrews, and Matthew Legendre. 2001. Plto: A link-time optimizer for the Intel IA-32 architecture. In Proc. 2001 Workshop on Binary Translation (WBT-2001), Vol. 114."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575727"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO53902.2022.9741269"},{"key":"e_1_3_2_1_47_1","unstructured":"Mircea Trofin Yundi Qian Eugene Brevdo Zinan Lin Krzysztof Choromanski and David Li. 2021. MLGO: a Machine Learning Guided Compiler Optimizations Framework. arxiv:2101.04808 [cs.PL] https:\/\/arxiv.org\/abs\/2101.04808"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2005.26"}],"event":{"name":"CC '25: 34th ACM SIGPLAN International Conference on Compiler Construction","location":"Las Vegas NV USA","acronym":"CC '25","sponsor":["SIGPLAN SIGPLAN Programming Languages"]},"container-title":["Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712692","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3708493.3712692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:09:54Z","timestamp":1750295394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3708493.3712692"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":48,"alternative-id":["10.1145\/3708493.3712692","10.1145\/3708493"],"URL":"https:\/\/doi.org\/10.1145\/3708493.3712692","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]},"assertion":[{"value":"2025-02-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}