{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:00:54Z","timestamp":1774983654285,"version":"3.50.1"},"reference-count":63,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T00:00:00Z","timestamp":1739145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Zhejiang Province","award":["2024C01021,LD24F020015,2023R5214"],"award-info":[{"award-number":["2024C01021,LD24F020015,2023R5214"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. ACM Manag. Data"],"published-print":{"date-parts":[[2025,2,10]]},"abstract":"<jats:p>Matrix-vector multiplication (MVM) operations, essential for modern hardware architectures, suffer from heavy I\/O overheads and costly serial multiply-add operations. The emerging Compute-in-Memory (CIM) architecture alleviates these issues by enabling in situ MVM operations with O(1) time complexity, eliminating the need to move matrices. However, current storage schemes are still inefficient on CIM due to limited optimization objectives and inflexible support for various access patterns and matrix structures. To address this, we propose HyperMR, a hypergraph-enhanced matrix storage scheme for CIM architectures. First, we identify two performance optimization objectives that are tailored to CIM and prove their NP-hardness. We then introduce a hypergraph modeling approach with a novel access-aware hypergraph generation algorithm to handle diverse matrix structures and access patterns. Moreover, we present a two-phase hypergraph partitioning method to efficiently tackle the NP-hard optimization objectives. Experimental results show that HyperMR outperforms multiple state-of-the-art storage schemes, offering valid optimization for all evaluated matrices, compared to the best-performing baseline which optimizes only 75%. HyperMR also achieves the best average optimization performance for matrix storage layouts, significantly improving efficiency in varied workload scenarios, with a 29.65% improvement on synthetic queries and up to 34.9% on scientific image filtering.<\/jats:p>","DOI":"10.1145\/3709695","type":"journal-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T15:45:06Z","timestamp":1739288706000},"page":"1-27","source":"Crossref","is-referenced-by-count":0,"title":["HyperMR: Efficient Hypergraph-enhanced Matrix Storage on Compute-in-Memory Architecture"],"prefix":"10.1145","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3238-7495","authenticated-orcid":false,"given":"Yifan","family":"Wu","sequence":"first","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China, &amp; Hangzhou High-Tech Zone (Binjiang) Institute of Blockchain and Data Security, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3062-0900","authenticated-orcid":false,"given":"Ke","family":"Chen","sequence":"additional","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China, &amp; Hangzhou High-Tech Zone (Binjiang) Institute of Blockchain and Data Security, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7483-0045","authenticated-orcid":false,"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2807-1068","authenticated-orcid":false,"given":"Dawei","family":"Jiang","sequence":"additional","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0084-1662","authenticated-orcid":false,"given":"Huan","family":"Li","sequence":"additional","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China, &amp; Hangzhou High-Tech Zone (Binjiang) Institute of Blockchain and Data Security, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8062-8356","authenticated-orcid":false,"given":"Lidan","family":"Shou","sequence":"additional","affiliation":[{"name":"The State Key Laboratory of Blockchain and Data Security, Zhejiang University, Hangzhou, China, &amp; Hangzhou High-Tech Zone (Binjiang) Institute of Blockchain and Data Security, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,11]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Ankit Aayush","unstructured":"Aayush Ankit, Izzat El Hajj, Sai Rahul Chalamalasetti, Geoffrey Ndu, Martin Foltin, R. Stanley Williams, Paolo Faraboschi, Wen-mei W Hwu, John Paul Strachan, Kaushik Roy, and Dejan S. Milojicic. 2019. PUMA: A Programmable Ultra-Efficient Memristor-Based Accelerator for Machine Learning Inference. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (Providence, RI, USA) (ASPLOS '19). Association for Computing Machinery, New York, NY, USA, 715--731."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2946820"},{"key":"e_1_2_1_3_1","volume-title":"Dulloor","author":"Arulraj Joy","year":"2015","unstructured":"Joy Arulraj, Andrew Pavlo, and Subramanya R. Dulloor. 2015. Let's Talk About Storage & Recovery Methods for Non-Volatile Memory Database Systems. In SIGMOD. 707--722."},{"key":"e_1_2_1_4_1","unstructured":"The HyperMR authors. 2024a. The source code of HyperMR data and\/or other artefacts. https:\/\/github.com\/HyperMR-project\/HyperMR. Accessed: 2025-01-09."},{"key":"e_1_2_1_5_1","unstructured":"The HyperMR authors. 2024b. Supplementary Materials for HyperMR. https:\/\/github.com\/HyperMR-project\/HyperMR\/blob\/main\/doc\/HyperMR_Appendix.pdf. Accessed: 2025-01-09."},{"key":"e_1_2_1_6_1","volume-title":"Optimizing sparse matrix-vector multiplication on GPUs. IBM research report RC24704","author":"Baskaran Muthu Manikandan","year":"2009","unstructured":"Muthu Manikandan Baskaran and Rajesh Bordawekar. 2009. Optimizing sparse matrix-vector multiplication on GPUs. IBM research report RC24704, Vol. W0812--047 (2009), 812--47."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3588682"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1111\/cgf.12935"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807271"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.780863"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1958598.1958611"},{"key":"e_1_2_1_12_1","first-page":"2276","article-title":"Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning","volume":"108","author":"Chakraborty Indranil","year":"2020","unstructured":"Indranil Chakraborty, Mustafa Fayez Ali, Aayush Ankit, Shubham Jain, Sourjya Roy, Shrihari Sridharan, Amogh Agrawal, Anand Raghunathan, and Kaushik Roy. 2020. Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges. Proc. IEEE, Vol. 108, 12 (2020), 2276--2310.","journal-title":"Opportunities and Challenges. Proc. IEEE"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_2_1_14_1","volume-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016","author":"Chi Ping","year":"2016","unstructured":"Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18--22, 2016. IEEE Computer Society, Seoul, Korea, 27--39."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527185"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 1969 24th National Conference (ACM '69)","author":"Cuthill E.","unstructured":"E. Cuthill and J. McKee. 1969. Reducing the Bandwidth of Sparse Symmetric Matrices. In Proceedings of the 1969 24th National Conference (ACM '69). Association for Computing Machinery, New York, NY, USA, 157--172."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.14778\/2994509.2994515"},{"key":"e_1_2_1_19_1","volume-title":"Enabling Scientific Computing on Memristive Accelerators. In 45th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2018","author":"Feinberg Ben","year":"2018","unstructured":"Ben Feinberg, Uday Kumar Reddy Vengalam, Nathan Whitehair, Shibo Wang, and Engin Ipek. 2018. Enabling Scientific Computing on Memristive Accelerators. In 45th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2018, Los Angeles, CA, USA, June 1--6, 2018. IEEE Computer Society, Los Angeles, CA, USA, 367--382."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00069"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.14778\/3547305.3547321"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731773"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508041"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.14778\/2367502.2367510"},{"key":"e_1_2_1_25_1","volume-title":"ReSpar: Reordering Algorithm for ReRAM-based Sparse Matrix-Vector Multiplication Accelerator. In 39th IEEE International Conference on Computer Design, ICCD 2021","author":"Hsiao Yi-Jou","year":"2021","unstructured":"Yi-Jou Hsiao, Chin-Fu Nien, and Hsiang-Yun Cheng. 2021. ReSpar: Reordering Algorithm for ReRAM-based Sparse Matrix-Vector Multiplication Accelerator. In 39th IEEE International Conference on Computer Design, ICCD 2021, Storrs, CT, USA, October 24--27, 2021. IEEE, Storrs, CT, USA, 260--268."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067610"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1316689.1316693"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2016.7498293"},{"key":"e_1_2_1_30_1","volume-title":"FOEDUS: OLTP Engine for a Thousand Cores and NVRAM. In SIGMOD. 691--706.","author":"Kimura Hideaki","year":"2015","unstructured":"Hideaki Kimura. 2015. FOEDUS: OLTP Engine for a Thousand Cores and NVRAM. In SIGMOD. 691--706."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3639297"},{"key":"e_1_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Ryota Kusakabe Kohei Fujita Tsuyoshi Ichimura Muneo Hori and Maddegedara Lalith. 2022. GPU-Accelerated Sparse Matrix Vector Product based on Element-by-Element Method for Unstructured FEM using OpenACC. In SC. 52--61.","DOI":"10.1109\/WACCPD56842.2022.00011"},{"key":"e_1_2_1_33_1","first-page":"1","article-title":"A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference","volume":"693","author":"Gallo Manuel Le","year":"2023","unstructured":"Manuel Le Gallo, Riduan Khaddam-Aljameh, Milos Stanisavljevic, Athanasios Vasilopoulos, Benedikt Kersting, Martino Dazzi, Geethan Karunaratne, Matthias Br\u00e4ndli, Abhairaj Singh, Silvia M Mueller, et al. 2023. A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference. Nature Electronics, Vol. 680--693, 6 (2023), 1--14.","journal-title":"Nature Electronics"},{"key":"e_1_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Can Li Miao Hu Yunning Li Hao Jiang Ning Ge Eric Montgomery Jiaming Zhang Wenhao Song Noraica D\u00e1vila Catherine E Graves et al. 2018. Analogue signal and image processing with large memristor crossbars. Nature electronics Vol. 1 1 (2018) 52--59.","DOI":"10.1038\/s41928-017-0002-z"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287715"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE53745.2022.00180"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3152385"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465013"},{"key":"e_1_2_1_39_1","volume-title":"NeuroSim simulator for compute-in-memory hardware accelerator: Validation and benchmark. Frontiers in artificial intelligence","author":"Lu Anni","year":"2021","unstructured":"Anni Lu, Xiaochen Peng, Wantong Li, Hongwu Jiang, and Shimeng Yu. 2021. NeuroSim simulator for compute-in-memory hardware accelerator: Validation and benchmark. Frontiers in artificial intelligence, Vol. 4 (2021), 659060."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3031907"},{"key":"e_1_2_1_41_1","unstructured":"Mythic. [n. d.]. News. https:\/\/mythic.ai\/whats-new\/mythic-raises-13-million-to-bring-its-next-generation-analog-computing-solution-to-market\/. Accessed: 2025-01-09."},{"key":"e_1_2_1_42_1","unstructured":"Mythic. 2024a. M1076 Analog Matrix Processor. https:\/\/mythic.ai\/products\/m1076-analog-matrix-processor\/. Accessed: 2025-01-09."},{"key":"e_1_2_1_43_1","unstructured":"Mythic. 2024b. Mythic MP10304. https:\/\/mythic.ai\/wp-content\/uploads\/2022\/03\/MP10304-Card-Product-Brief-v20211115--16.pdf. Accessed: 2025-01-09."},{"key":"e_1_2_1_44_1","unstructured":"NVIDIA. 2024. cuSPARSE. https:\/\/docs.nvidia.com\/cuda\/cusparse\/index.html. Accessed: 2025-01-09."},{"key":"e_1_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Ismail Oukid and Wolfgang Lehner. 2017. Data Structure Engineering For Byte-Addressable Non-Volatile Memory. In SIGMOD. 1759--1764.","DOI":"10.1145\/3035918.3054777"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1137\/050629938"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the VLDB 2022 Applied AI for Database Systems and Applications Workshop co-located with (VLDB 2022)(AIDB Workshop Proceedings).","author":"Rieger Maximilian","year":"2022","unstructured":"Maximilian Rieger, Moritz Sichert, and Thomas Neumann. 2022. Integrating deep learning frameworks into main-memory databases. In Proceedings of the VLDB 2022 Applied AI for Database Systems and Applications Workshop co-located with (VLDB 2022)(AIDB Workshop Proceedings)."},{"key":"e_1_2_1_48_1","volume-title":"High-Quality Hypergraph Partitioning. Ph.,D. Dissertation","author":"Schlag Sebastian","unstructured":"Sebastian Schlag. 2020. High-Quality Hypergraph Partitioning. Ph.,D. Dissertation. Karlsruhe Institute of Technology, Germany."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3529090"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3468791.3468838"},{"key":"e_1_2_1_51_1","volume-title":"Riduan Khaddam-Aljameh, and Evangelos Eleftheriou.","author":"Sebastian Abu","year":"2020","unstructured":"Abu Sebastian, Manuel Le Gallo, Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. 2020. Memory devices and applications for in-memory computing. Nature nanotechnology, Vol. 15, 7 (2020), 529--544."},{"key":"e_1_2_1_52_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R. Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In 43rd ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18--22, 2016. IEEE Computer Society, Seoul, Korea, 14--26."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/564691.564758"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the 2000 ACM SIGMOD International Conference on Management of Data, May 16--18","author":"Szalay Alexander S.","year":"2000","unstructured":"Alexander S. Szalay, Peter Z. Kunszt, Ani Thakar, Jim Gray, Donald R. Slutz, and Robert J. Brunner. 2000. Designing and Mining Multi-Terabyte Astronomy Archives: The Sloan Digital Sky Survey. In Proceedings of the 2000 ACM SIGMOD International Conference on Management of Data, May 16--18, 2000, Dallas, Texas, USA. ACM, New York, NY, USA, 451--462."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3065591"},{"key":"e_1_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Alexander van Renen Viktor Leis Alfons Kemper Thomas Neumann Takushi Hashida Kazuichi Oe Yoshiyasu Doi Lilian Harada and Mitsuru Sato. 2018. Managing Non-Volatile Memory in Database Systems. In SIGMOD. 1541--1555.","DOI":"10.1145\/3183713.3196897"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE51399.2021.00167"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744795"},{"key":"e_1_2_1_59_1","volume-title":"FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator. In 48th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2021","author":"Yuan Geng","year":"2021","unstructured":"Geng Yuan, Payman Behnam, Zhengang Li, Ali Shafiee, Sheng Lin, Xiaolong Ma, Hang Liu, Xuehai Qian, Mahdi Nazm Bojnordi, Yanzhi Wang, and Caiwen Ding. 2021. FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator. In 48th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2021, Valencia, Spain, June 14--18, 2021. IEEE, Valencia, Spain, 265--278."},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3010714"},{"key":"e_1_2_1_61_1","first-page":"1427","article-title":"GAS","volume":"73","author":"Zhang Xiaoyu","year":"2024","unstructured":"Xiaoyu Zhang, Zerun Li, Rui Liu, Xiaoming Chen, and Yinhe Han. 2024. GAS: General-Purpose In-Memory-Computing Accelerator for Sparse Matrix Multiplication. IEEE Trans. Comput., Vol. 73, 6 (2024), 1427--1441.","journal-title":"General-Purpose In-Memory-Computing Accelerator for Sparse Matrix Multiplication. IEEE Trans. Comput."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2018.00208"},{"key":"e_1_2_1_63_1","first-page":"11","article-title":"Storing Matrices on Disk","volume":"4","author":"Zhang Yi","year":"2011","unstructured":"Yi Zhang, Kamesh Munagala, and Jun Yang. 2011. Storing Matrices on Disk: Theory and Practice Revisited. Proc. VLDB Endow., Vol. 4, 11 (aug 2011), 1075--1086.","journal-title":"Theory and Practice Revisited. Proc. VLDB Endow."}],"container-title":["Proceedings of the ACM on Management of Data"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3709695","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3709695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T18:17:30Z","timestamp":1774981050000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3709695"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,10]]},"references-count":63,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,2,10]]}},"alternative-id":["10.1145\/3709695"],"URL":"https:\/\/doi.org\/10.1145\/3709695","relation":{},"ISSN":["2836-6573"],"issn-type":[{"value":"2836-6573","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2,10]]}}}