{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:06:48Z","timestamp":1750309608183,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,18]],"date-time":"2024-10-18T00:00:00Z","timestamp":1729209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,18]]},"DOI":"10.1145\/3711129.3711189","type":"proceedings-article","created":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T12:51:16Z","timestamp":1740055876000},"page":"345-352","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A DL-Mesh and dual check based multi-core chiplet communication mechanism"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3378-4828","authenticated-orcid":false,"given":"Lin","family":"Gu","sequence":"first","affiliation":[{"name":"China Electronics Technology Group Corporation 58th Research Institute, Wuxi, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1621-3639","authenticated-orcid":false,"given":"Chenhao","family":"Liu","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation 58th Research Institute, Wuxi, Jiangsu, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0800-1828","authenticated-orcid":false,"given":"Xiao","family":"Chen","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation 58th Research Institute, Wuxi, Jiangsu, China"}]}],"member":"320","published-online":{"date-parts":[[2025,2,20]]},"reference":[{"key":"e_1_3_3_1_1_2","volume-title":"Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication[C]\/\/IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip","author":"Saligram R","year":"2020","unstructured":"Saligram R, Kaul A, Bakir M S, et al. Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication[C]\/\/IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip. Springer, Cham, 2020: 149-178."},{"volume-title":"Electronic Components and Technology Conference (ECTC). Orland: IEEE","author":"Chun S","key":"e_1_3_3_1_2_2","unstructured":"Chun S, Kuo T, Tsai H, et al. InFO_SoW (System on wafer) for high performance computing[C]. Electronic Components and Technology Conference (ECTC). Orland: IEEE, 2020: 1-6."},{"volume-title":"ACM","author":"Stow D","key":"e_1_3_3_1_3_2","unstructured":"Stow D, Akgun I, Barnes R, et al. Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5 D\/3D integration[C]\/\/2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). ACM, 2016: 1-6."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218654"},{"key":"e_1_3_3_1_5_2","volume-title":"Xilinx","author":"Saban","year":"2011","unstructured":"K. Saban, \u201cXilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency,\u201d Xilinx, White Paper, 2011."},{"key":"e_1_3_3_1_6_2","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture. 57\u201370","author":"Samuel Naffziger","year":"2021","unstructured":"Samuel Naffziger, Noah Beck, Thomas Burd, Kevin Lepak, Gabriel H. Loh, Mahesh Subramony, and Sean White. 2021. Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families : Industrial Product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture. 57\u201370."},{"key":"e_1_3_3_1_7_2","volume-title":"Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services","author":"Jing Xia","year":"2021","unstructured":"Jing Xia, Chuanning Cheng, Xiping Zhou, Yuxing Hu, and Peter Chun. 2021. Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services. IEEE Micro 41, 5 (2021), 67\u201375."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"issue":"1","key":"e_1_3_3_1_9_2","first-page":"7","article-title":"Architecture of Multi-Processor Systems using Networks on Chip (NoC):An Overview[J]","volume":"22","author":"Das M S","year":"2022","unstructured":"Das M S. Architecture of Multi-Processor Systems using Networks on Chip (NoC):An Overview[J]. CVR Journal of Science and Technology, 2022, 22(1): 7-15.","journal-title":"CVR Journal of Science and Technology"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"e_1_3_3_1_11_2","volume-title":"SID-Mesh: Diagonal Mesh Topology for Silicon Interposer in 2.5 D NoC with Introducing a New Routing Algorithm[C]\/\/2021 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","author":"Sharifpour B","year":"2021","unstructured":"Sharifpour B, Sharifpour M, Reshadi M. SID-Mesh: Diagonal Mesh Topology for Silicon Interposer in 2.5 D NoC with Introducing a New Routing Algorithm[C]\/\/2021 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP). IEEE, 2021: 44-51."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.21203\/rs.3.rs-1916254\/v1"},{"key":"e_1_3_3_1_13_2","volume-title":"Modular routing design for chiplet-based systems[C]\/\/2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Yin J","year":"2018","unstructured":"Yin J, Lin Z, Kayiran O, et al. Modular routing design for chiplet-based systems[C]\/\/2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2018: 726-738."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3029682"},{"key":"e_1_3_3_1_15_2","volume-title":"Design and evaluation of Force-Directed (FD) routing algorithm in 2D mesh network on chip[D]","author":"Shwiegi K.","year":"2018","unstructured":"Shwiegi K. Design and evaluation of Force-Directed (FD) routing algorithm in 2D mesh network on chip[D]. 2018."},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE","author":"Taheri E","key":"e_1_3_3_1_16_2","unstructured":"Taheri E, Pasricha S, Nikdast M. DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5 D Chiplet Networks[C]\/\/2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2022: 1047-1052."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.2008.5074742"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Dally W J Seitz C L. Deadlock-free message routing in multiprocessor interconnection networks[J]. 1988: 547-553.","DOI":"10.1109\/TC.1987.1676939"}],"event":{"name":"EITCE 2024: 2024 8th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2024","location":"Haikou Guangdong China"},"container-title":["Proceedings of the 2024 8th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711189","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3711129.3711189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:57:29Z","timestamp":1750298249000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,18]]},"references-count":19,"alternative-id":["10.1145\/3711129.3711189","10.1145\/3711129"],"URL":"https:\/\/doi.org\/10.1145\/3711129.3711189","relation":{},"subject":[],"published":{"date-parts":[[2024,10,18]]},"assertion":[{"value":"2025-02-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}