{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:17Z","timestamp":1750309517630,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,18]],"date-time":"2024-10-18T00:00:00Z","timestamp":1729209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,18]]},"DOI":"10.1145\/3711129.3711248","type":"proceedings-article","created":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T12:46:06Z","timestamp":1740055566000},"page":"698-704","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Boot process of RISC-V multi-core heterogeneous SoC integrated with eFPGA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-1712-7410","authenticated-orcid":false,"given":"Po","family":"Gao","sequence":"first","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7846-0313","authenticated-orcid":false,"given":"Yanxin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5411-8442","authenticated-orcid":false,"given":"Lang","family":"Tan","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7559-9532","authenticated-orcid":false,"given":"Lixin","family":"Yang","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3894-0768","authenticated-orcid":false,"given":"Bin","family":"Niu","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5160-9356","authenticated-orcid":false,"given":"Shengli","family":"Yan","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0547-2264","authenticated-orcid":false,"given":"Dejian","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Smartchip Microelectronics Technology Co., Ltd., Beijing, China"},{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6567-0759","authenticated-orcid":false,"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,2,20]]},"reference":[{"unstructured":"RISC-V Origin Research at Berkeley. 2024. RISC-V International. https:\/\/riscv.org\/about\/history\/.","key":"e_1_3_3_1_1_2"},{"unstructured":"David Patterson Andrew Waterman. 2018. The RISC-V Reader: An Open Architecture Atlas.","key":"e_1_3_3_1_2_2"},{"key":"e_1_3_3_1_3_2","volume-title":"Revision v2.0-rc1","author":"Supervisor Binary Interface Specification RISC-V","year":"2023","unstructured":"RISC-V Supervisor Binary Interface Specification, Revision v2.0-rc1. 2023. RISC-V Platform Runtime Services Task Group."},{"unstructured":"RISCV_OpenSBI_Deep_Dive_v5 Revision 5.0. 2019. Western Digital Research.","key":"e_1_3_3_1_4_2"},{"unstructured":"Xiaoqing He. 2021. The Present and Future of the RISC-V Industry Microcontrollers & Embedded Systems 3.","key":"e_1_3_3_1_5_2"},{"unstructured":"Yaoyong Liu Yanbo Wang Longbo Yang. 2024. Ecological Development Trends and Future Prospects of RISC-V Technology. China Informatization 66-67+63.","key":"e_1_3_3_1_6_2"},{"key":"e_1_3_3_1_7_2","first-page":"58","article-title":"Development and application of test equipment for new generation of self-controlled relay protection device","author":"Ye Peng","year":"2024","unstructured":"Peng Ye, Rong Xie, Cheng Zhong. 2024. Development and application of test equipment for new generation of self-controlled relay protection device. Electrotechnical Application, 58-65.","journal-title":"Electrotechnical Application"},{"volume-title":"220kV intelligent substation relay protection and automation system design","unstructured":"Shaojun, Ren. 2015. 220kV intelligent substation relay protection and automation system design. North China Electric Power University.","key":"e_1_3_3_1_8_2"},{"volume-title":"Research and implementation of multi-core RTOS optimization based on RISC-V architecture SMP processor","author":"Weiran Li.","unstructured":"Weiran Li. 2024. Research and implementation of multi-core RTOS optimization based on RISC-V architecture SMP processor. Beijing University of Posts and Telecommunications.","key":"e_1_3_3_1_9_2"},{"volume-title":"Design of SoC Based on RISC-V and its RTOS Porting","author":"Zheng Zishan","unstructured":"Zishan Zheng. 2020. Design of SoC Based on RISC-V and its RTOS Porting. University of Electronic Science and Technology of China.","key":"e_1_3_3_1_10_2"}],"event":{"acronym":"EITCE 2024","name":"EITCE 2024: 2024 8th International Conference on Electronic Information Technology and Computer Engineering","location":"Haikou Guangdong China"},"container-title":["Proceedings of the 2024 8th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711248","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3711129.3711248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:03Z","timestamp":1750295883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711248"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,18]]},"references-count":10,"alternative-id":["10.1145\/3711129.3711248","10.1145\/3711129"],"URL":"https:\/\/doi.org\/10.1145\/3711129.3711248","relation":{},"subject":[],"published":{"date-parts":[[2024,10,18]]},"assertion":[{"value":"2025-02-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}