{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:12Z","timestamp":1750309512361,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,18]],"date-time":"2024-10-18T00:00:00Z","timestamp":1729209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,18]]},"DOI":"10.1145\/3711129.3711385","type":"proceedings-article","created":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T12:40:26Z","timestamp":1740055226000},"page":"1531-1536","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The Design and Implementation of Low Latency, High Speed Telemetry System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-7377-1418","authenticated-orcid":false,"given":"Shuang","family":"Li","sequence":"first","affiliation":[{"name":"Space Star Technology Co., Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5156-7041","authenticated-orcid":false,"given":"Hongtao","family":"Wang","sequence":"additional","affiliation":[{"name":"Space Star Technology Co., Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6420-6297","authenticated-orcid":false,"given":"Na","family":"Ma","sequence":"additional","affiliation":[{"name":"Space Star Technology Co., Ltd., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,2,20]]},"reference":[{"key":"e_1_3_3_1_1_2","unstructured":"DS90C241 and DS90C124 5-MHz to 35-MHz DC-Balance 24-Bit FPD-Link II Serializer and Deserializer datasheet (Rev.M) January 7 2017 from https:\/\/www.ti.com\/lit\/gpn\/DS90C241-Q1."},{"key":"e_1_3_3_1_2_2","unstructured":"Xilinx Virtex-5 FPGA Rocket IO GTP Transceiver User Guide [EB\/OL]. June 1 2012. from http:\/\/wenku.baidu.com\/view\/f76b53321066led9ad51f34f.html."},{"issue":"9","key":"e_1_3_3_1_3_2","first-page":"90","article-title":"Design and Implementation of Customized Transfer Protocol in High-Speed Serial Communication Based on RocketIO[J]","volume":"90","author":"Xiuni Su","year":"2013","unstructured":"Su Xiuni, Chen Jianchun, Na yan. Design and Implementation of Customized Transfer Protocol in High-Speed Serial Communication Based on RocketIO[J]. Microeletronics & Computer. 2013, 90(9):90-93.","journal-title":"Microeletronics & Computer"},{"key":"e_1_3_3_1_4_2","volume-title":"Design and Implementation of DQPSK Modulation and Demodulation System in High Dynamic Scene[D]","author":"Rui Qian","year":"2022","unstructured":"Qian Rui. Design and Implementation of DQPSK Modulation and Demodulation System in High Dynamic Scene[D]. Xidian University. 2022."},{"issue":"6","key":"e_1_3_3_1_5_2","first-page":"96","article-title":"Low-latency FPGA design and implementation of convolutional coding and Viterbi decoding [J]","volume":"47","author":"Jian Zhang","year":"2021","unstructured":"Zhang Jian, Wu Qianwen, Gao Zefeng, Zhou Zhigang. Low-latency FPGA design and implementation of convolutional coding and Viterbi decoding [J]. Application of Electronic Technique. 2021, 47(6):96-99.","journal-title":"Application of Electronic Technique"},{"issue":"1","key":"e_1_3_3_1_6_2","first-page":"18","article-title":"Design and implementation of multi-rate convolutional encoder based on FPGA[J]","volume":"40","author":"Zhenliu Chen","year":"2020","unstructured":"Chen Zhenliu, Zhao Li, Huang Xing, Tang Qiaoxiao, Liang Yiqing. Design and implementation of multi-rate convolutional encoder based on FPGA[J]. Jounal of Guilin University of Electronic Technology. 2020,40(1):18-21.","journal-title":"Jounal of Guilin University of Electronic Technology"},{"key":"e_1_3_3_1_7_2","unstructured":"Liao ruoyun. Design and Implementation of Convolutional Code for Small Satellite User Terminal Based on FPGA [D]. Chengdu: University of Electronic Science and Technology of China.2020."},{"issue":"9","key":"e_1_3_3_1_8_2","first-page":"35","article-title":"Convolutional code Recognition Method Based on Soft Decision under Phase Ambiguity [J]","volume":"47","author":"Yi Jian","year":"2024","unstructured":"Jian Yi. Convolutional code Recognition Method Based on Soft Decision under Phase Ambiguity [J]. Modern Electronic Technology, 2024, 47 (9): 35-39.","journal-title":"Modern Electronic Technology"}],"event":{"name":"EITCE 2024: 2024 8th International Conference on Electronic Information Technology and Computer Engineering","acronym":"EITCE 2024","location":"Haikou Guangdong China"},"container-title":["Proceedings of the 2024 8th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711385","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3711129.3711385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:59Z","timestamp":1750295879000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3711129.3711385"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,18]]},"references-count":8,"alternative-id":["10.1145\/3711129.3711385","10.1145\/3711129"],"URL":"https:\/\/doi.org\/10.1145\/3711129.3711385","relation":{},"subject":[],"published":{"date-parts":[[2024,10,18]]},"assertion":[{"value":"2025-02-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}